Static information storage and retrieval – Powering
Reexamination Certificate
2006-04-18
2006-04-18
Elms, Richard (Department: 2824)
Static information storage and retrieval
Powering
C365S185230, C365S189110
Reexamination Certificate
active
07031219
ABSTRACT:
A method for a deep power down mode is described for a memory chip in which voltage regulators and charge pumps are turned off, memory cell voltages are floated, and support circuit internal power supply voltages are replaced by voltages that are derived from the external chip voltage. Prior to being placed into a deep power down mode, all memory cells are placed into a precharge state from which the memory cell voltages are floated upon entering the deep power down mode. Pass through circuits connect externally derived voltages to the support circuit power supply voltage lines, controlled by a deep power down signal. Maintaining a voltage bias on the support circuits prevents latch up problems when the memory chip is brought out of the deep power down mode.
REFERENCES:
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5303190 (1994-04-01), Pelley, III
patent: 6243315 (2001-06-01), Goodman
patent: 6259632 (2001-07-01), Khouri et al.
patent: 6643208 (2003-11-01), Yamagata et al.
patent: 2004/0001386 (2004-01-01), Park
patent: 2004/0004513 (2004-01-01), Rhee et al.
Hsu Jen-Shoe
Rong Bor-Doou
Ting Tah-Kang Joseph
Wang Ming-Hung
Ackerman Stephen B.
Etron Technology Inc.
Nguyen N
Saile George D.
Schnabe Douglas B.
LandOfFree
Internal power management scheme for a memory chip in deep... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Internal power management scheme for a memory chip in deep..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internal power management scheme for a memory chip in deep... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3584778