Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Patent
1994-01-31
1997-03-11
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
327542, 327541, 327566, 327108, 323313, 323314, 257371, G05F 320, G05F 316
Patent
active
056105509
ABSTRACT:
A first circuit and a second circuit having the same voltage-current characteristics are connected in series between a power supply potential node and a ground potential node. Each of the first and second circuits includes as a load element a MOS transistor formed on a semiconductor substrate having a triple-well structure. A first reference potential is provided from the first circuit. A third circuit and a fourth circuit having the same voltage-current characteristics are connected in series between the power supply potential node and the ground potential node. Each of the third and fourth circuits includes as a load element a MOS transistor formed on the semiconductor substrate having the triple-well structure. A second reference potential is provided from the third circuit. The first reference potential is applied to the gate of an n-channel MOS transistor connected between the power supply potential node and an output node. The second reference potential is applied to the gate of a p-channel MOS transistor connected between an output node and the ground potential node. An intermediate potential between the power supply potential and the ground potential is provided from the output node. An auxiliary drive circuit operatively coupled to the output node provides increased current driving capability for driving the output node to the intermediate potential.
REFERENCES:
patent: Re34290 (1993-06-01), Tobita
patent: 4122481 (1978-10-01), Horie
patent: 4663584 (1987-05-01), Okada et al.
patent: 4670706 (1987-06-01), Tobita
patent: 4788455 (1988-11-01), Mori et al.
patent: 4817055 (1989-03-01), Arakawa et al.
patent: 4833342 (1989-05-01), Kiryu et al.
patent: 5008609 (1991-04-01), Fukiage
patent: 5136182 (1992-08-01), Fawal
patent: 5212440 (1993-05-01), Waller
patent: 5260646 (1993-11-01), Ong
patent: 5369354 (1994-11-01), Mori
patent: 5384474 (1995-01-01), Park et al.
"Microelectronics: Digital and Analog Circuits and Systems", Jacob Millman, Ph.D., Microelectronics, 1979, pp. 402-405.
An Experimentally 1.5-V 64-Mb DRAM, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 465-470.
A 38-ns 4-Mb DRAM With a Battery-Backup (BBU) Mode, Konishi et al., IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1112-1116.
Callahan Timothy P.
Englund Terry L.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Intermediate potential generator stably providing an internal vo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intermediate potential generator stably providing an internal vo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intermediate potential generator stably providing an internal vo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-446377