Patent
1996-04-11
1999-09-21
Coleman, Eric
395653, G06F 1580
Patent
active
059565187
ABSTRACT:
A programmable integrated circuit utilizes a large number of intermediate-grain processing elements which are multibit processing units arranged in a configurable mesh. The coarse-grain resources, such as memory and processing, are deployable in a way that takes advantage of the opportunities for optimization present in given problems. To accomplish this, the interconnect supports three different modes of operation: a static value in which a value set by the configuration data is provided to a functional unit, static source in which another functional unit serves as the value source, and a dynamic source mode in which the source is determined by the value from another functional unit.
REFERENCES:
patent: 4597041 (1986-06-01), Guyer et al.
patent: 4748585 (1988-05-01), Chiarulli et al.
patent: 4754412 (1988-06-01), Deering
patent: 4858113 (1989-08-01), Saccardi
patent: 4870302 (1989-09-01), Freeman
patent: 4873626 (1989-10-01), Gifford
patent: 5020059 (1991-05-01), Gorin et al.
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5241635 (1993-08-01), Papadopoulos et al.
patent: 5265207 (1993-11-01), Zak
patent: 5301340 (1994-04-01), Cook
patent: 5305462 (1994-04-01), Grondalski
patent: 5336950 (1994-08-01), Popli et al.
patent: 5426378 (1995-06-01), Ong
patent: 5457644 (1995-10-01), McCollum
patent: 5684980 (1997-11-01), Casselman
Takashi Miyamori et al., "A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications," IEEE Symposium on Field-Programmable Custom Computing Machines Conference (FCCM98), Apr. 15-17, 1998.
Charle Rupp et al., "The Napa Adaptive Processing Architecture", IEEE Symposium on Field-Programmable Custom Computing Machines Conference (FCCM98), Apr. 15-17, 1998, pp. 1-10.
Stephen M. Scalera et al., The Design and Implementation of a Context Switching FPGA, IEEE Symposium on Field-Programmable Custom Computing .
T. Bridges, "The GPA Machine: A Generally Partitionable MSIMD Architecture," Third Symposium on the Frontier of Massively Parallel Computation Proceedings IEEE pp. 196-203 (1990).
P. Clarke, "Pilington Preps Reconfigurable Video DSP," News (Aug. 7, 1995).
D.C. Chen, et al., "A Reconfigurable Multiprocess IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths," IEEE Journal of Solid-State Circuits, vol. 27 (12): 1895-1904 (Dec 1992).
A.K. Yeung, et al., "TA 6.3: A 2.4GOPS Data-Given Reconfigurable Multiprocessor IC for DSP," IEEE International Solid-State Circuits Conference, pp. 108-109, 346 (1995).
J.E. Brewer, et al., "A Monolithic Processing Subsystem," IEEE Transactions on Components, Packaging, and Manufacturing Technology --Part B, vol. 17(3) :310-317 (Aug. 1994).
I. Gilbert, Chapter 11 --Mesh Multiprocessing, The Lincoln Laboratory Journal, 1(1) :11.1-11.18 (Spring 1988).
Ira H. Gilbert, et al., "The Monolithic Synchronous Processor," Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, MA 02173 (No Date Given).
G. Masera, et al., "A Microprogrammable Parallel Architecture for DSP," IEEE, pp. 824-827, (1991).
L. Wang, et al., "Distributed Instruction Set Computer," Proceedings of the 1988 International Conference on Parallel Processing, vol. 1, pp. 426-429.
M. Sowa, et al., "Parallel Execution on the Function-Partitioned Processor with Multiple Instruction Streams," Systems and Computers in Japan, 22(4) :22-27 (Nov. 1991).
T. Alexander, et al., "A Reconfigurable Approach to a Systolic Sorting Architecture," IEEE, pp. 1178-1182 (1989).
Z. Blazek, et al., "Design of a Reconfigurable Parallel RISC-Machine," North-Holland Microprocessing and Microprogramming 21, pp. 39-46, (1987).
S. Morton, et al., The Dynamically Reconfigurable CAP Array Chip I, IEEE Journal of Solid-State Circuits, SC21 (5) :820-826 (Oct. 1986).
L. Snyder, "A Taxonomy of Synchronous Parallel Machines," Proceedings of the 1988 International Conference on Parallel Processing, pp. 281-285 (Aug. 1988).
L. Snyder, "An Inquiry into the Benefits of Multigauge Parallel Computation," Proceedings of the 1985 International conference on Parallel Processing, pp. 488-492 (Aug. 1985).
A. DeHon, "DPGA Utilization and Application," FPGA '96 --ACM/SIGDA Fourth International Symposium on FPGAs, Monterey, CA (Feb. 11-13, 1996).
D. Epstein, "Chromatic Raises the Multimedia Bar," Microprocessor Report, pp. 23-27 (Oct. 23, 1995).
J. Labrousse, et al., "Create-Life: A Modular Design Approach for High Performance ASIC's," IEEE CH2843, pp. 427-433 (Jan. 1990).
M. Slater, "MicroUnity Lift Veil on MediaProcessor," Microprocessor Report, pp. 11-18 (Oct. 23, 1995).
E. Tau, et al., "A First Generation DPGa Implementation," FPD '95 --Third Canadian Workshop of Field-Programmable Devices Montreal, Canada (May 29 -Jun. 1, 1995).
S. Kartashev, et al., "A Multicomputer System with Dynamic Architecture," IEEE Transactions on Computers, vol. C-28, No. 10, pp. 704-721 (Oct. 1979).
D. Bursky, "Programmable Data Paths Speed Computations," Electronic Design, pp. 171-174 (May 1, 1995).
V. Bove, Jr., et al., "Cheops: A Reconfigurable Data-Flow System for Video Processing," IEEE Transactions on Circuits and Systems for Video Technology, pp. 140-149 (1995).
M. Schaffner, "Processing by Data and Program Blocks," Transactions on Computers, vol. C-27, No. 11, pp. 1015-1027 (Nov. 1978).
J. Nickolls, "The Design of the MasPar MP-1: A Cost Effective Massively Parallel Computer," IEEE CH2843, pp. 25-28 (Jan. 1990).
B. Narasimha, "Performance-Oriented, Fully Routable Dynamic Architecture for a Field Programmable Logic Device," UCB/ERL M93/42, University of California, Berkeley, pp. 1-21 (Jun. 1993).
M. Bolotski, et al., "A 1024 Processor 8ns SIMD Array," Advanced Research in VLSI 1995, pp. 1-13 (1995).
D. Cherepacha, et al., "A Datapath Oriented Architecture for FPGAs," Second International ACM/SIGDA Workshop on Field Programmable Gate Arrays ACM, pp. 1-11 (Feb. 1994).
D. Jones, et al., "A Time-Multiplexed FPGA Architecture for Logic Emulation," Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, pp. 495-498 (May 1995).
G. Nutt, "Microprocessor Implementation of a Parallel Processor," Proceedings of the Fourth Annual Symposium on Computer Architecture, pp. 147-152, (1977).
W. Kim, "MasPar MP-2 PE Chip: A Totally Cool Hot Chip," Proceedings of Hot Chips V, pp. 1-5 (Mar. 29, 1993).
E. Mirsky, et al., "Matrix: Coarse-Grain Reconfigurable Computing (Abstract)", Published at the 5th Annual MIT Student Workshop on Scalable Computing, pp. 1-2 (Aug. 1995) (Available on the Internet May 1, 1995).
E. Mirsky, et al., "Matrix: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Published at FCCM'96 --IEEE Symposium on FPGA's for Custom Computing Machines, pp. 1-10 (Apr. 17-19, 1996).
DeHon Andre
Knight, Jr. Thomas F.
Mirsky Ethan
Coleman Eric
Massachusetts Institute of Technology
LandOfFree
Intermediate-grain reconfigurable processing device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intermediate-grain reconfigurable processing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intermediate-grain reconfigurable processing device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-90038