Interlocking memory/logic cell layout and method of manufacture

Details Interlocking memory/logic cell layout and method of manufacture Interlocking memory/logic cell layout and method of manufacture

2006-10-24

2006-10-24

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Interconnection arrangements

C365S049130

Reexamination Certificate

active

07126837

ABSTRACT:
A memory/logic cell layout structure includes a pair of memory/logic cells formed on a substrate. Each memory/logic cell (102, 104) can include a pair of memory areas to store data (106-0/106-1, 106-2/106-3), and a logic portion (108-0, 108-1) that receives the data stored therein. Memory areas and the logic portions of each memory/logic cell can be arranged on the substrate in a shape of an L, U, S, T, or Z to form a pair of interlocking memory/logic cells.

REFERENCES:
patent: 5854125 (1998-12-01), Harvey
patent: 6081440 (2000-06-01), Washburn et al.
patent: 6108227 (2000-08-01), Voelkel
patent: 6240000 (2001-05-01), Sywyk et al.
patent: 6253280 (2001-06-01), Voelkel
patent: 6266262 (2001-07-01), Washburn et al.
patent: 6373739 (2002-04-01), Lien et al.
patent: 6452859 (2002-09-01), Shimano et al.
patent: 6480406 (2002-11-01), Bo et al.
patent: 6502163 (2002-12-01), Ramankutty
patent: 6504740 (2003-01-01), Voelkel
patent: 6505270 (2003-01-01), Voelkel et al.
patent: 6515884 (2003-02-01), Sywyk et al.
patent: 6647457 (2003-11-01), Sywyk et al.
patent: 6661716 (2003-12-01), Sywyk et al.
patent: 6697275 (2004-02-01), Sywyk et al.
patent: 6721202 (2004-04-01), Roge et al.
patent: 6751755 (2004-06-01), Sywyk et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6772279 (2004-08-01), Sun et al.
patent: 6804744 (2004-10-01), Abbas
patent: 6842360 (2005-01-01), Srinivasan
patent: 6845024 (2005-01-01), Wanzakhade et al.
patent: 6845026 (2005-01-01), Gharia
patent: 6873558 (2005-04-01), James et al.
patent: 6892273 (2005-05-01), James et al.
U.S. Appl. No. 10/271,660, James, David.
U.S. Appl. No. 10/320,049, James, David.
U.S. Appl. No. 10/286,198, James, David.
U.S. Appl. No. 10/286,199, Rajamanickam, Jagad.
U.S. Appl. No. 10/281,814, James, David.
U.S. Appl. No. 10/264,667, James, David.
U.S. Appl. No. 10/264,668, Rajamanickam, Jagad.
U.S. Appl. No. 10/329,146, James, David.
U.S. Appl. No. 10/266,953, Wanzakhade, Sanjay.
U.S. Appl. No. 10/320,588, Wanzakhade, Sanjay.
U.S. Appl. No. 10/320,053, Wanzakhade, Sanjay.
U.S. Appl. No. 10/202,526, Zou, Janet.
U.S. Appl. No. 10/873,608, Meng, Anita X.
U.S. Appl. No. 10/746,899, Om, Hari.
U.S. Appl. No. 11/000,568, Smith, Scott.
U.S. Appl. No. 11/011,464, Smith, Scott.
U.S. Appl. No. 10/897,062, Venkatachary, Sriniv.
U.S. Appl. No. 10/940,129, Narum, Steven.
U.S. Appl. No. 10/950,323, Birman, Mark.
U.S. Appl. No. 10/977,516, Om, Hari.
U.S. Appl. No. 11/014,123, Om, Hari.
U.S. Appl. No. 11/043,391, Gupta, Pankaj.
U.S. Appl. No. 60/612,905, Venkatachary, Sriniv.
U.S. Appl. No. 60/663,656, Maheshwari, Dinesh.
U.S. Appl. No. 60/661,745, Maheshwari, Dinesh.
U.S. Appl. No. 60/657,764, Maheshwari, Dinesh.
U.S. Appl. No. 60/629,694, Jiang, Bin.
U.S. Appl. No. 60/666,875, Maheshwari, Dinesh.
U.S. Appl. No. 11/085,399, Om, Hari.
U.S. Appl. No. 11/089,837, Smith, Scott.
U.S. Appl. No. 60/667,325, Om, Hari.
U.S. Appl. No. 10/217,746, Chou, Richard.

Affiliated with

Also associated with

Rating

Interlocking memory/logic cell layout and method of manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interlocking memory/logic cell layout and method of manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interlocking memory/logic cell layout and method of manufacture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3694235