Interleaving of pixels for low power programmable processor

Details Interleaving of pixels for low power programmable processor Interleaving of pixels for low power programmable processor

2007-04-03

2007-04-03

Chauhan, Ulka (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphic processing system

C345S506000

Reexamination Certificate

active

10846334

ABSTRACT:
A graphics processor includes an arithmetic logic unit (ALU) stage for processing pixel packets. Pixels are assigned as either even pixels or odd pixels. The pixel packets of odd and even pixels are interleaved to account for ALU latency.

REFERENCES:
patent: 4816913 (1989-03-01), Harney et al.
patent: 6025854 (2000-02-01), Hinz et al.
patent: 6157751 (2000-12-01), Olson et al.
patent: 6516032 (2003-02-01), Heirich et al.
patent: 6980209 (2005-12-01), Donham et al.

Affiliated with

Also associated with

Rating

Interleaving of pixels for low power programmable processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaving of pixels for low power programmable processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaving of pixels for low power programmable processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3759455