Interleaver for turbo equalization

Details Interleaver for turbo equalization Interleaver for turbo equalization

2011-03-01

2011-10-25

Young, Brian (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

To or from interleaved format

C341S051000

Reexamination Certificate

active

08044832

ABSTRACT:
A plurality of “local” interleavers replaces a single global interleaver for processing encoded data. If the encoded data may be represented as a matrix of data blocks, or “circulants,” each local interleaver can be the size of one or a small number of circulants. Thus, for example, if the matrix has a certain number of rows and columns, the number of local interleavers may be equal to the number of columns. Each local interleaver is small so latency is low.

REFERENCES:
patent: 6337642 (2002-01-01), Yagil
patent: 6603412 (2003-08-01), Gatherer et al.
patent: 6892335 (2005-05-01), Gueguen
patent: 7360040 (2008-04-01), Suzuki et al.
patent: 7395461 (2008-07-01), Argon et al.
patent: 7453960 (2008-11-01), Wu et al.
patent: 7466773 (2008-12-01), Hansen et al.
patent: 7536623 (2009-05-01), Kim et al.
patent: 7724163 (2010-05-01), Wong et al.
patent: 7760114 (2010-07-01), Neeman et al.
patent: 7760828 (2010-07-01), Visoz et al.
patent: 7853854 (2010-12-01), Paumier et al.
patent: 2005/0281111 (2005-12-01), Urard et al.
patent: 2005/0283707 (2005-12-01), Sharon et al.
patent: 2008/0276156 (2008-11-01), Gunnam et al.
patent: 2008/0301521 (2008-12-01), Gunnam et al.
patent: 2009/0037791 (2009-02-01), Pavlov et al.
Gunnam, K., et al., “Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard,”IEEE International Symposium on Circuits and Systems, 2007, pp. 1645-1648 (May 27-30, 2007).
Gunnam, K., et al., “An LDPC Decoding Schedule for Memory Access Reduction,”Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing 2004, vol. 5, pp. V-173 through V-176 (May 17-21, 2004).
Gunnam, K., et al., “VLSI Architectures for Turbo Decoding Message Passing Using Min-Sum for Rate-Compatible Array LDPC Codes,”2nd International Symposium on Wireless Pervasive Computing, 2007, pp. 561-566 (2007).
Gunnam, K., et al., “A Low Power Preamble Detection Methodology for Packet Based Modems,” Texas A&M University, ECE Technical Report, Jun. 2006, TAMU-ECU-2006-06 (dropzone.tamu.edu).
Gunnam, K.K., et al., “Decoding of Quasi-cyclic LDPC Codes Using an On-the-Fly Computation,”Fortieth Asilomar Conference on Signals, Systems, and Computers, 2006, pp. 1192-1199 (2006).
Gunnam, K.K., et al., “VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax,”IEEE International Conference on Communications 2007—ICC-2007, pp. 4542-4547, Jun. 24-28, 2007.
Gunnam, K.K., et al., “A Parallel VLSI Architecture for Layered Decoding,” Texas A&M University, ECE Technical Report, May 2007, TAMU-ECE-2007-05 (dropzone.tamu.edu).
Gunnam, K.K., et al., “Next Generation Iterative LDPC Solutions for Magnetic Recording Storage,”2008 Asilomar Conference on Signals, Systems, and Computers, pp. 1148-1152 (Oct. 26-28, 2008).
Gunnam, K.K., et al., “Technical Note on Iterative LDPC Solutions for Turbo Equalization” (Jul. 2006).
Gunnam, K.K., “Area and Energy Efficient VLSI Arcidtectures for Low•Density Parity•Check Decoders Using an on•the-Fly Computation,” A Dissertation Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Dec. 2006).
Hocevar, D.E., “A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes”IEEE Workshop on Signal Processing Systems 2004, pp. 107-112 (Oct. 13-15, 2004).
Sharon, E., et al., “An Efficient Message-Passing Schedule for LDPC Decoding,”Proceedings of the 2004 23rd IEEE Convention of Electrical and Electronics Engineers in Israel, pp. 223-226 (Sep. 6-7, 2004).
Sun, Y., et al., “High Throughput, Parallel, Scalable LDPC Encoder/Decoder Architecture for OFDM Systems,”2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software, pp. 39-42 (Oct. 2006).
Sun, Y., “VLSI Decoder Architecture for High-Throughput, Variable Block-size and Multi-rate LDPC Codes,”IEEE International Symposium on Circuits and Systems, 2007, pp. 2104-2107 (May 27-30, 2007).
Wang, W., et al., “Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels,”2009 22nd International Conference on VLSI Design, pp. 51-56 (Jan. 8-9, 2009).

Affiliated with

Also associated with

Rating

Interleaver for turbo equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaver for turbo equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaver for turbo equalization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4296826