Multiplex communications – Wide area network – Packet switching
Patent
1990-08-24
1992-05-05
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
328104, H04J 304, H03K 1700
Patent
active
051114550
ABSTRACT:
A synchronous, interleaved, time-division M:1 multiplexor. Following an input stage of parallel synchronous latches for latching M incoming parallel data bits (where M is an integer power of two equal to or greater than four) is an intermediate stage of parallel synchronous latches. The intermediate latches are clocked with selected phases of an M-phase clock having M equally-spaced phases of a clock signal having a frequency of B/M (where B is the outgoing bit rate) to latch each bit at a time at least 2/B (i.e., two outgoing bit periods) after such bit is received from its respective input latch. A first stage of 2:1 multiplexors, following the intermediate latches and used to begin multiplexing the latched bits, are clocked with selected phases of the M-phase clock to begin multiplexing each bit at a time at least 1/B (i.e., one outgoing bit period) after such bit is received from its respective intermediate latch. Further stages of 2:1 multiplexors complete the multiplexing and are each clocked with clock signals which are successively doubled in frequency at each additional stage of 2:1 multiplexors (e.g., 2B/M, 4B/M, 8B/M, . . . ) and phase compensated so as to align the clock signals with their respective data. The phase-compensated, frequency doubling for each 2:1 multiplexor stage is done by "exclusive-ORing" pairs of quadrature clock signals from the immediately preceding 2:1 multiplexor stage.
REFERENCES:
patent: 3614327 (1971-10-01), Low et al.
patent: 3995119 (1976-11-01), Pachynski, Jr.
patent: 4593390 (1986-06-01), Hildebrand et al.
patent: 4648105 (1987-03-01), Priebe et al.
patent: 4672647 (1987-06-01), Yamaguchi et al.
patent: 4697279 (1987-09-01), Baratti et al.
patent: 4703471 (1987-10-01), Fitelson et al.
patent: 4727542 (1988-02-01), Rokugo et al.
patent: 4754456 (1988-06-01), Yato et al.
patent: 4789984 (1988-12-01), Swartz
patent: 4825105 (1989-04-01), Holzle
patent: 4837763 (1989-06-01), Sasaki
patent: 4926423 (1990-05-01), Zukowski
patent: 4965797 (1990-10-01), Yamane et al.
R. Reimann and H. M. Rein, "A 4:1 Time-Division Multiplexer IC for Bit Rates up to 6 Gbit/s Based on a Standard Bipolar Technology," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 785-789.
H. M. Rein, "Multi-Gigabit-Per-Second Silicon Bipolar IC's for Future Optical-Fiber Transmission Systems," IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 664-675.
G. Flower, B. Lai, D. Lee, D. Sears and T. Stockwell, "Masterslice II: A Quick Turnaround Protoptyping and Production Tool for Gigaherz [sic] IC's, " IEEE Bipolar Circuits and Technology Meeting Proceedings, pp. 23-36.
Data Sheet for Sony CXB1113Q 4-Bit Multiplexer, pp. 5-32-5-36.
N. Yoshikai, S. Kawanishi, M. Suzuki and S. Konaka, "Monolithic Integrated 4:1 Multiplexer and Demultiplexer Operating up to 4.8 Gbit/s," Electronics Letters, 14th Feb. 1985, vol. 21, No. 4, pp. 149-151.
Avantek, Inc.
Kizou H.
Olms Douglas W.
LandOfFree
Interleaved time-division multiplexor with phase-compensated fre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved time-division multiplexor with phase-compensated fre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved time-division multiplexor with phase-compensated fre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1418682