Multiplex communications – Wide area network – Packet switching
Patent
1990-08-24
1992-09-22
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
307244, 328 62, 328105, H04J 304
Patent
active
051503646
ABSTRACT:
A synchronous, interleaved, time-division 1:M demultiplexor uses M equally-spaced phases of a clock signal having a frequency of B/M to latch M incoming serial data bits (where B is the incoming bit rate and M is an integer power of two equal to or greater than four). Following an input stage of parallel synchronous latches, an intermediate stage of parallel synchronous latches is used in which the intermediate latches are clocked with selected phases of the M-phase clock to latch each bit at a time at least 2/B (i.e., two incoming bit periods) after such bit is received from its respective input latch. Following the intermediate stage of parallel synchronous latches, an output stage of parallel synchronous latches is used in which the output latches are clocked with at least one selected phase of the M-phase clock to latch each bit at a time at least 2/B after such bit is received from its respective intermediate latch.
REFERENCES:
patent: 3995119 (1976-11-01), Pachynski, Jr.
patent: 4104950 (1978-08-01), Finley
patent: 4672647 (1987-06-01), Yamaguchi et al.
patent: 4697279 (1987-09-01), Baratti et al.
patent: 4703471 (1987-10-01), Fitelson et al.
patent: 4791628 (1988-12-01), Swartz
patent: 4835768 (1989-05-01), Hubbard et al.
patent: 4926423 (1990-05-01), Zukowski
patent: 4977558 (1990-12-01), Iguchi et al.
H. M. Rein, "Multi-Gigabit-Per-Second Silicon Bipolar IC's For Future Optical-Fiber Transmission Systems", IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 664-675.
G. Flower, B. Lai, D. Lee, D. Sears and T. Stockwell, "Masterslice II: A Quick Turnaround Prototyping and Production Tool For Gigaherz [sic] IC's", IEEE Bipolar Circuits and Technology Meeting Proceedings, pp. 23-36.
Data Sheet for Sony CXB1114Q 4-Bit Demultiplexer, pp. 5-38-5-41.
N. Yoshikai, S. Kawanishi, M. Suzuki and S. Konaka, "Monolithic Integrated 4:1 Multiplexer and Demultiplexer Operating Up to 4.8 Gbit/s", Electronics Letters, 14th Feb. 1985, vol. 21, No. 4, pp. 149-151.
Chin Wellington
Hewlett--Packard Company
Olms Douglas W.
LandOfFree
Interleaved time-division demultiplexor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved time-division demultiplexor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved time-division demultiplexor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075103