Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-11-01
2005-11-01
Patel, Ajit (Department: 2664)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C707S793000, C709S238000
Reexamination Certificate
active
06961337
ABSTRACT:
A system and method for performing interleaved packet processing. A packet includes a source address bit pattern and a destination address bit pattern that are processed by a task processor in accordance with a data tree. A first bank of registers is utilized to load an instruction to be executed by the task processor at nodes of the data tree in accordance with the source address bit pattern. A second bank of registers is utilized for loading an instruction to be executed by the task processor at nodes of the data tree in accordance with the destination address bit pattern. A task scheduler enables the first bank of registers to transfer an instruction loaded therein for processing by the task processor only during even time cycles and for enabling the second bank of registers to transfer an instruction loaded therein for processing by the task processor only during odd time cycles.
REFERENCES:
patent: 5917821 (1999-06-01), Gobuyan et al.
patent: 6026473 (2000-02-01), Cross et al.
Benayoun Alain
Le Pennec Jean Francois
Michel Patrick
Pin Claude
Dillon & Yudell LLP
Lee Andrew C.
Patel Ajit
Pivnichny John R.
LandOfFree
Interleaved processing system for processing frames within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved processing system for processing frames within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved processing system for processing frames within a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3500314