Interleaved memory device for sequential access synchronous...

Details Interleaved memory device for sequential access synchronous... Interleaved memory device for sequential access synchronous...

2001-01-31

2002-09-17

Elms, Richard (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S230040

Reexamination Certificate

active

06452864

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates in general to memory devices, and, in particular, to an interleaved memory device readable in a synchronous mode for successive locations with a sequential or burst access mode.
BACKGROUND OF THE INVENTION
Interleaved memory devices with a sequential (or burst) access mode comprises at least two banks of memory cells provided with their own address counter and independent decoding and sensing circuits. The array of memory cells may be subdivided in any number of blocks greater than two.
A typical simplified diagram of an interleaved memory device is depicted in FIG.
1
. In a synchronous interleaved memory organized in two banks, the successive addresses of the respective banks at which the read operations must be alternately carried out are sequentially generated automatically by incrementing internal address counters in synchronization with an external clock. This is after a first random access to a certain location on one of the two banks based upon the acquisition of an externally commanded address (first asynchronous read cycle). The management of sequential read operations may be designed for any number of banks by reading the different banks according to a scheme while always incrementing the address of the previous location.
The fact that an interleaved memory is most commonly divided in two half-arrays or banks of cells allows for a new read cycle to be started on a bank while the read cycle on the other bank has not yet terminated, thus saving time. In order to do this it is essential that address operations to the two banks be independent from each other.
To maintain synchronization of the interleaved memory, increments for the address counter for the respective banks (EVEN/ODD) must be carried out according to whether the start address for a new sequential or burst access synchronous read phase pertains to the even or the odd bank. Also, it may pertain to a certain pre-established bank in case of a number of banks N>2, according to the particular protocol used for managing the memory device. The start address is externally acquired and starts the first random access asynchronous read cycle.
In the most typical case of a two-bank interleaved memory, as may be observed in
FIGS. 2 and 3
, in a burst mode the read cycles successive to the first one are time interleaved between the banks ODD
13
BANK and EVEN
13
BANK. The increments of the address counters EVEN
13
COUNTER and ODD
13
COUNTER are controlled by two distinct incrementing clocks, labeled with INC
13
EVEN and INC
13
ODD in FIG.
4
. This is produced by a control logic circuit that controls the timing of a synchronous read phase.
According to the known technique, each of the internal address counters of the respective half-arrays or banks is an N-th binary counter formed by N bistable stages, typically flip-flops, and N half-adder stages connected in cascade. Each half-adder stage has a carry bit input CARRY for the carry bit coming from the preceding stage and an address input coming from its associated flip-flop.
In such binary counters the propagation chain of the signal CARRY determines the maximum operating speed. In the propagation chain of the commonly used binary counters, carry bits are produced by ANDing the address bit and the carry bit coming from the previous stage. This imposes a wait for the propagation of signals throughout the N−1 stages in order to receive the information concerning the carry bit of the N-th stage. Such a propagation scheme implies wait times that often are not compatible with a high operating speed, especially in counters having a large number of stages.
SUMMARY OF THE INVENTION
In view of the foregoing background, it is an object of the present invention to provided an approach that addresses the slowness in generating addresses for the banks of an interleaved memory during a sequential access synchronous read phase.
This and other objects, advantages and features are provided by the fact that, differently from the common interleaved memory devices, only one internal address binary counter of one bank is used, while the function of an internal address counter of any other bank is performed by a common register in which it is copied the content (the internal address) of the binary counter of the first bank or of the content (the internal address) of the respective register of the bank that immediately precedes the considered bank according to the sequential read cycle scheme for all the memory banks, starting from the first one.
According to a preferred embodiment of the invention, each stage of the single internal address counter of one of the two banks is functionally coupled to a corresponding stage of the internal address register of the bank that follows it in the cycle succession of the sequential read of the data. The data is read from the different banks through a pass-gate that is switched to a conduction state by each increment pulse. Similarly, each stage (latch) of the register that follows the counter is coupled to the corresponding stage (latch) of the register that follows it in the succession through a pass-gate that is switched in a conduction state by each increment pulse.


REFERENCES:
patent: 5247644 (1993-09-01), Johnson et al.
patent: 5453957 (1995-09-01), Norris et al.
patent: 5497355 (1996-03-01), Mills et al.
patent: 5559990 (1996-09-01), Cheng et al.
patent: 5596539 (1997-01-01), Passow et al.
patent: 5696917 (1997-12-01), Mills et al.
patent: 5886930 (1999-03-01), Maclellan et al.
patent: 5966724 (1999-10-01), Ryan
patent: 6031785 (2000-02-01), Park et al.
patent: 0561370 (1993-09-01), None
patent: 0961283 (1999-12-01), None

Affiliated with

Also associated with

Rating

Interleaved memory device for sequential access synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaved memory device for sequential access synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved memory device for sequential access synchronous... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2914134