Interleaved memory addressing system and method using a parity s

Details Interleaved memory addressing system and method using a parity s Interleaved memory addressing system and method using a parity s

1987-04-28

1989-01-24

Hecker, Stuart N.

Static information storage and retrieval

Addressing

365200, 371 50, 364200, G11C 800, G06F 1110, H03M 1300

Patent

active

048005355

ABSTRACT:
A high performance interleaved memory addressing system and method. A plurality of banks of random access memory devices are provided. The appropriate bank for a given memory address is selected based upon the parity among a preselected set of address bits including the least significant bit. A parity signal for selection of a memory bank is produced by a parity signal generation circuit, preferably a logic circuit. Typically, more than two memory banks would be employed, utilizing at least two parity signal generation circuits, each corresponding to respective least significant bits of the memory address. The output signals from the parity circuits are combined in a decoder to select the memory bank.

REFERENCES:
patent: 4245344 (1981-01-01), Richter
patent: 4366539 (1982-12-01), Johnson et al.

Affiliated with

Also associated with

Rating

Interleaved memory addressing system and method using a parity s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaved memory addressing system and method using a parity s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved memory addressing system and method using a parity s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-423158