Boots – shoes – and leggings
Patent
1987-04-01
1989-07-11
Chan, Eddie P.
Boots, shoes, and leggings
3642281, 364230, 3642715, 364300, G06F 1500
Patent
active
048477575
ABSTRACT:
A digital signal processor includes a global RAM that is accessable by an external high priority bus, a microprocessor and an I/O controller. The global RAM is accessed by a global address bus and a global data bus. The global address bus is coupled by separately selectable buffers to a microprocessor address bus, the external address bus, and an I/O bus, respectively. The global data bus is coupled by separately selectable transceivers to the microprocessor data bus, the external bus, and the I/O bus, respectively. Either the microprocessor or the I/O port controller may request and be granted access to the global memory at any time if it is not already being accessed. If the external bus requests access to the global RAM and either the microprocessor or the I/O port controller is accessing the global RAM, multiple wait states are inserted into that microprocessor or I/O port controller until the external bus completes its access. The microprocessor or I/O controller then automatically continues accessing the global RAM.
REFERENCES:
patent: 4028663 (1977-06-01), Royer et al.
patent: 4096571 (1978-06-01), Vander Mey
patent: 4096572 (1978-06-01), Namimoto
patent: 4130864 (1978-12-01), Schlotter
patent: 4151592 (1979-04-01), Suzuki et al.
patent: 4189766 (1980-02-01), Horiguchi et al.
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4257095 (1987-03-01), Nadir
patent: 4296463 (1981-10-01), Dalboussiere et al.
patent: 4399504 (1983-08-01), Obermarck et al.
patent: 4426679 (1984-01-01), Yu et al.
patent: 4453214 (1984-06-01), Adcock
patent: 4493022 (1985-01-01), Nicolas et al.
patent: 4495570 (1985-01-01), Kitajima et al.
patent: 4499538 (1985-02-01), Finger et al.
patent: 4536839 (1985-08-01), Shah et al.
patent: 4541043 (1985-09-01), Ballegeer et al.
patent: 4558412 (1985-12-01), Inoshita et al.
patent: 4571672 (1986-02-01), Hatada et al.
Burr-Brown Limited
Chan Eddie P.
Ruiz Adolfo
LandOfFree
Interleaved access to global memory by high priority source does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved access to global memory by high priority source, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved access to global memory by high priority source will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-441459