Interlaced scan fault detection system

Details Interlaced scan fault detection system Interlaced scan fault detection system

1989-05-26

1991-06-11

Smith, Jerry

Excavating

371151, 371 221, 371 223, G06F 1100

Patent

active

050238752

ABSTRACT:
A fault detection system 50 includes first and second serial data shift register stages 74, 94 which are connected to a logic circuit under test 106, and a third serial data shift register stage 84 which is logically connected between the first and second serial data sift register stages 74, 94. The fault detection system 50 permits all paths of the logic circuit under test 106 to be sensitized and allows for the detection of all propagation delay type faults at substantially the operational speed of the logic circuit under test 106.

REFERENCES:
patent: T924006 (1974-07-01), Chia et al.
patent: 3761695 (1973-09-01), Eichelberger
patent: 4063080 (1977-12-01), Eichelberger et al.
patent: 4146835 (1979-03-01), Chnapko et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4308616 (1981-12-01), Timoc
patent: 4366393 (1982-12-01), Kasuya
patent: 4534028 (1985-08-01), Trischler
patent: 4701917 (1987-10-01), Jones et al.
patent: 4852093 (1989-07-01), Koeppe

Affiliated with

Also associated with

Rating

Interlaced scan fault detection system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interlaced scan fault detection system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interlaced scan fault detection system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-789607