Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2006-05-09
2006-05-09
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S261000
Reexamination Certificate
active
07042265
ABSTRACT:
For control, some memory circuits use a delay-locked loop to generate a set of signals, each delayed a different amount relative a reference signal. However, as circuits get faster and faster, conventional delay-locked loops require use of extra interpolation circuitry to generate smaller delays, and thus consume considerable power and circuit space. Accordingly, the inventor devised a circuit which interlaces and synchronizes two delay-locked loops, each including a number of controllable delay elements linked in a chain. In one embodiment, the first loop produces a sequence of clock signals delayed an even number of delay periods relative a reference clock signal, and the second loop produces a sequence of clock signals delayed an odd number of delay periods relative the reference clock signal. In addition, the first and second loops are synchronized.
REFERENCES:
patent: 3634772 (1972-01-01), Katz
patent: 4890248 (1989-12-01), Reinhardt
patent: 5054038 (1991-10-01), Hedberg
patent: 5216302 (1993-06-01), Tanizawa
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5440514 (1995-08-01), Flannagan et al.
patent: 5594376 (1997-01-01), McBride et al.
patent: 5631591 (1997-05-01), Bar-Niv
patent: 5673005 (1997-09-01), Pricer
patent: 5684421 (1997-11-01), Chapman et al.
patent: 5841325 (1998-11-01), Knotts et al.
patent: 5917352 (1999-06-01), Dunlap et al.
patent: 5933031 (1999-08-01), Konno
patent: 6011822 (2000-01-01), Dreyer
patent: 6031402 (2000-02-01), Wang et al.
patent: 6055287 (2000-04-01), McEwan
patent: 6130552 (2000-10-01), Jefferson et al.
patent: 6338127 (2002-01-01), Manning
patent: 6777995 (2004-08-01), Harrison
“4M×18 SLDRAM 400 Mb/s/pin SLDRAM”,The SLDRAM Consortium.Draft/Advance,(1997),pp. 1-10.
Christiansen, J., “An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops”,IEEE Journal of Solid-State Circuits,31 (7), (Jul. 1996),pp. 952-957.
Gillingham, P., “SLDRAM Architectural and Functional Overview”,The SLDRAM Consortium,(Aug. 1997),pp. 1-14.
Knotts, T. A., et al., “WP 3.6: A 500MHz Time Digitizer IC with 15.625ps Resolution”,Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers,ISSCC94/Session 3/Analog Techniques/Paper WP 3.6,(Feb. 16, 1994),pp. 58-59.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”,IEEE Journal of Solid-State Circuits,31(11), (Nov. 1996), 1723-1732.
Rahkonen, T. E., et al., “The Use of Stabilized CMOS Delay Lines for the Digitization of Short Time Intervals”,IEEE Journal of Solid-State Circuits,28 (8), (Aug. 1993),pp. 887-894.
Micro)n Technology, Inc.
Nguyen Linh My
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Interlaced delay-locked loops for controlling memory-circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interlaced delay-locked loops for controlling memory-circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interlaced delay-locked loops for controlling memory-circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3524529