Interface receive circuits for modularized data optimization...

Multiplex communications – Communication techniques for information carried in plural... – Adaptive

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S470000, C709S230000, C709S247000

Reexamination Certificate

active

10026368

ABSTRACT:
A data optimization engine for deoptimizing selected frames of a first stream of data, comprising a receive interface circuit coupled to an optimization processor. The receive interface circuit is configured for receiving the first stream of data. The receive interface circuit includes a traffic controller circuit for separating frames in the first stream of data into a first deoptimizable frame and a first non-deoptimizable frame, and a deoptimization front-end circuit coupled to the traffic controller circuit to receive at least a first portion of the first deoptimizable frame. The deoptimization front-end circuit includes a protocol conversion circuit configured to convert data in the first portion of the first deoptimizable frame from a first protocol to a second protocol suitable for processing by the optimization processor, the first protocol specifies a first word length, the second protocol specifies a second word length different from the first word length, wherein the optimization processor is configured to deoptimize the first portion of the first deoptimizable frame by performing at least one of decompression and decryption on the first portion of the first deoptimizable frame.

REFERENCES:
patent: 5530645 (1996-06-01), Chu
patent: 5805600 (1998-09-01), Venters et al.
patent: 5933635 (1999-08-01), Holzle et al.
patent: 6038226 (2000-03-01), Ellersick et al.
patent: 6321326 (2001-11-01), Witt
patent: 2002/0165957 (2002-11-01), Devoe et al.
Robert W. Kembel; Fibre Channel: A Comprehensive Introduction, Northwest Learning Associates, Inc., Tucson, AZ 2000.
Mark Nelson; “LZW Data Compression”, http://www.dogma.net/markn/articles/lzw/lzw.htm. Originally published in Oct. 1989 Dr. Dobb's Journal (2800 Campus Drive, San Mateo, CA. www.ddj.com).
Terry A. Welch; “A Technique for High Performance Data Compression”, IEEE Computer 17(6), Jun. 1984, pp. 8-19.
U.S. Appl. No. 10/026,370, filed Dec. 17, 2001, Title: “Architectures for a modularized data optimization engine and methods therefore”.
U.S. Appl. No. 10/026,680, filed Dec. 17, 2001, Title: “Integrated circuits for a high speed adaptive compression and methods therefore”.
U.S. Appl. No. 10/026,679, filed Dec. 17, 2001, Title: “Interface circuits for modularized data optimization engines and methods therefore ”.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Interface receive circuits for modularized data optimization... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface receive circuits for modularized data optimization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface receive circuits for modularized data optimization... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3808163

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.