Interface for use between a memory and components of a module sw

Details Interface for use between a memory and components of a module sw Interface for use between a memory and components of a module sw

1982-01-04

1984-10-30

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 1300

Patent

active

044803079

ABSTRACT:
A number of intelligent bus interface units (100) are provided in a matrix of orthogonal lines interconnecting processor modules (110) and memory control unit (MCU) modules (112). The matrix is composed of processor buses (105) and corresponding control lines; and memory buses (107) with corresponding control lines (108). At the intersection of these lines is a bus interface unit node (100). The bus interface units function to pass memory requests from a processor module to a memory module attached to an MCU node and to pass any data associated with the requests. The memory bus is a packet-oriented bus. Accesses are handled by means of a series of messages transmitted by message generator (417) in accordance with a specific control protocol. Packets comprising one or more bus transmission slots are issued sequentially and contiguously. Each slot in a packet includes an opcode, address, data, control, and parity-check bits. Write-request packets and read-request packets are issued to the memory-control unit. The memory-control unit responds with reply packets. A message controller (416), bus monitor (413), and pipeline and reply monitor ( 414), run the memory bus in a three-level pipeline mode. There may be three outstanding requests in the bus pipeline. Any further requests must wait for a reply message to free-up a slot in the pipeline before proceeding. Request messages increase the length of the pipeline and reply messages decrease the length of a pipeline. A control message, called a blurb, does not affect the pipeline length and can be issued when the pipeline is not full. The different messages are distinguished by three control signals (405) that parallel the data portion of the bus. The message generator (417) and interface logic (404) drive these control lines to indicate the message type, the start and end of the message, and possible error conditions. The pipeline and reply monitor (414) and the message controller (416) cooperate to insert a reply to a particular request in the pipeline position corresponding to the particular request that invoked the reply.

REFERENCES:
patent: 3480914 (1969-11-01), Schlaeppi
patent: 3566363 (1971-02-01), Driscoll, Jr.
patent: 3934232 (1976-01-01), Curley et al.
patent: 4059851 (1977-11-01), Nutter, Jr. et al.
patent: 4096572 (1978-06-01), Namimoto
patent: 4151592 (1979-04-01), Suzuki et al.
patent: 4181933 (1980-01-01), Benysek
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4228496 (1980-10-01), Katzman
patent: 4354225 (1982-10-01), Frieder et al.
patent: 4376982 (1983-03-01), Bantz et al.
patent: 4423483 (1983-12-01), Tague et al.
patent: 4438494 (1984-03-01), Budde et al.

Affiliated with

Also associated with

Rating

Interface for use between a memory and components of a module sw does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface for use between a memory and components of a module sw, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface for use between a memory and components of a module sw will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1104708