Interface for logic simulation using parallel bus for concurrent

Details Interface for logic simulation using parallel bus for concurrent Interface for logic simulation using parallel bus for concurrent

1993-07-14

1996-08-20

Lee, Thomas C.

Boots, shoes, and leggings

395500, 3642292, 3643323, 3642397, 364DIG1, G06F 300

Patent

active

055487858

ABSTRACT:
A host interface for a logic simulation machine for transferring data between the logic simulation machine and a host computer is disclosed. The host interface includes a First-In First-Out buffer provided between the logic simulation machine and the host computer for temporarily storing data being transferred between the logic simulation machine and the host computer until a receiver of the data is ready to receive the data. The host interface minimizes delays due to host interaction with the logic simulation machine during the communication between the host and the logic simulation machine.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4604743 (1986-08-01), Alexandru
patent: 4644487 (1987-02-01), Smith
patent: 4656580 (1987-04-01), Hitchcock et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4724520 (1988-02-01), Athanas et al.
patent: 4760571 (1988-07-01), Schwarz
patent: 4775950 (1988-10-01), Terada et al.
patent: 4872125 (1989-10-01), Catlin
patent: 4873656 (1989-10-01), Catlin
patent: 4914612 (1990-04-01), Beece et al.
patent: 4916647 (1990-04-01), Catlin
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4949303 (1990-08-01), Hoshino et al.
patent: 4975834 (1990-12-01), Xu et al.
patent: 5121390 (1992-06-01), Farrell et al.
patent: 5424949 (1995-06-01), Applegate et al.
Systems and Computers in Japan, vol. 2, No. 4, 1989, "Simulation Processor `SP`", Yamada et al, pp. 71-79.
25th ACM/IEEE Design Automation Conference, Jun. 1988, Anaheim Convention Center, "Logic Simulation System Using Simulation Processor (SP)", Saitoh et al, pp. 225-230.
Wescon Conference, Nov. 1989, California, "New FIFO Architecture for High Performance Applications", Jeff Hall, pp. 141-145.
8345 Computer Architecture Conference, No. 3, Jun. 1989, Washington, "Logic Simulation on Massively Parallel Architectures", Kravitz et al, pp. 336-143.
Logic Design and Simulation, 1986, pp. 165-191, "Hardware Engines for Logic Simulation" by Y. Kitamura et al.
Electronic Design, Apr. 28, 1988, pp. 31-35, "Simulation Accelerator" by B. W. Phillips.
IBM Technical Disclosure Bulletin, vol. 25, No. 11B, Apr., 1983, pp. 5948-5951, "Parallel Adapter for a Logic Simulation Machine".
IBM Technical Disclosure Bulletin, vol. 25, No. 3A, Aug., 1982, pp. 1274-1275, "Simple Parallel Adapter for a Logic Simulation Machine".
IBM Technical Disclosure Bulletin, vol. 25, No. 1, Jun., 1982, pp. 91-94, "Logic Processor for Logic Simulation Machaine".
IBM Technical Disclosure Bulletin, vol. 25, No. 11B, Apr., 1983, pp. 5946-5947, "Direct Simulator Attachment".
IBM Technical Disclosure Bulletin, vol. 25, No. 3A, Aug., 1982, pp. 1276-1277, "Parallel Data Adapter for a Logic Simulation Machine".
IBM Technical Disclosure Bulletin, vol. 30, No. 1, pp. 340-342, Jun. 1987, "System Verification Using Multiple Independent Simulation Engines Running Under Common Controls".

Affiliated with

Also associated with

Rating

Interface for logic simulation using parallel bus for concurrent does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface for logic simulation using parallel bus for concurrent, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface for logic simulation using parallel bus for concurrent will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2338225