Interface for interfacing simulation tests written in a high-lev

Details Interface for interfacing simulation tests written in a high-lev Interface for interfacing simulation tests written in a high-lev

1996-03-22

1998-03-24

Chin, Gary

G06F 9455

Patent

active

057322473

ABSTRACT:
An interface subsystem for use in a system including one or more simulation systems facilitates simulation of one or more simulation models under control of one or more tests. The interface subsystem allows the tests and simulation systems to transfer information therebetween and enables said tests to control the simulation systems in simulating the simulation model during a simulation run. The simulation systems include transactors which provide information to the simulation model at the beginning of a simulation run, pause a simulation run in response to detection of a selected event, and generate simulation result information. The interface subsystem includes, associated with each test, a simulation information generator, a simulation control indicator generator, and a information receiver; associated with each simulation system an information receiver associated with each transactor and a simulator interface module; and an interface core. The a simulation information generator provides simulation information to be transferred to said simulation system for use during a simulation run and the simulation control indicator generator generates a simulation control indicator for controlling said simulation system. Each test's information receiver receives simulation result information generated during a simulation run. Each simulation system's simulator interface module (a) receives simulation information and providing the received simulation to an information receiver for use by the associated transactor, (b) receives simulating result information from said at least one transactor to be provided to said at least one test, and (c) controls said at least one simulation system to initiate a simulation run in response to receipt of a control indicator. Each transactor's information receiver receives simulation information for use by the associated transactor during a simulation run. The interface core transfers (a) simulation information from a test to the simulator interface module of a simulating system for provision to one transactor's information receiver for use by a transactor during a simulation run, (b) said simulation control indicator to the simulator interface module of a simulation system for controlling the simulation system in a simulation run, and (c) simulation result information from the transactors to the tests during a simulation run.

REFERENCES:
patent: 5168441 (1992-12-01), Onarheim et al.
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5594741 (1997-01-01), Kinzelman et al.
Dynamic Functional Testing for VLSI Circuits Maurer, 1990
Integration of Spice With TEK LV511 ASIC Design Verification System Srivastava and Palavali, 1993.
The Apostle Simulation Language: Granularity Control And Performance Data Wonnacott and Bruce, 1996.

Affiliated with

Also associated with

Rating

Interface for interfacing simulation tests written in a high-lev does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface for interfacing simulation tests written in a high-lev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface for interfacing simulation tests written in a high-lev will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2297391