Multiplex communications – Communication techniques for information carried in plural... – Assembly or disassembly of messages having address headers
Reexamination Certificate
2001-12-17
2003-02-25
Yao, Kwang Bin (Department: 2661)
Multiplex communications
Communication techniques for information carried in plural...
Assembly or disassembly of messages having address headers
C710S052000
Reexamination Certificate
active
06526068
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The field of the present invention relates to interface control devices and methods for control processors and digital signal processors and more particularly to digital simultaneous voice and data (DSVD) and statistical multiplexing (stat mux) systems and methods including control processors and digital signal processors.
2. Description of Related Art
Art related to the present invention includes systems and methods for processing multiple channels of data provided in opposite directions in order to support digital simultaneous voice and data (DSVD) communication between a control processor (CP) and a digital signal processor (DSP) connected to plural selected peripherals including, for example, a public switch telephone (PSTN) line, a phone or microphone, or a video connection.
Such multiple channels have in the past transmitted command packets, data packets of various types, debug messages, and bulk delay signals through a random access memory (RAM) interface. It is known for each channel in such systems to have a fixed RAM region with associated interrupt overhead. This limits data throughput and causes excessive interrupts.
It is accordingly intended to accomplish a high communication rate in DSVD systems without excessive interrupts.
SUMMARY OF THE INVENTION
According to the present invention, a digital simultaneous voice and data (DSVD) system includes a communications random access memory (COMMRAM) including at least one dynamically reconfigurable COMMRAM channel memory region for concurrently channeled bidirectional data traffic and a digital signal processor (DSP) including a plurality of FIFO elements for storing information to be communicated with selected external peripheral systems.
REFERENCES:
patent: 4578789 (1986-03-01), Middleton et al.
patent: 4589107 (1986-05-01), Middleton et al.
patent: 4644527 (1987-02-01), Anderson et al.
patent: 4672602 (1987-06-01), Hargrave et al.
patent: D293317 (1987-12-01), Umezu et al.
patent: 4782482 (1988-11-01), Kiatipov et al.
patent: 4987492 (1991-01-01), Stults et al.
patent: 5214650 (1993-05-01), Renner et al.
patent: 5359709 (1994-10-01), Blanc et al.
patent: 5469558 (1995-11-01), Lieberman et al.
patent: 5475691 (1995-12-01), Chapman et al.
patent: 5475713 (1995-12-01), Bremer et al.
patent: 5487175 (1996-01-01), Bayley et al.
patent: 5506866 (1996-04-01), Bremer et al.
patent: 5513212 (1996-04-01), Bremer
patent: 5513251 (1996-04-01), Rochkind et al.
patent: 5559791 (1996-09-01), Bremer et al.
patent: 5600649 (1997-02-01), Sharma et al.
patent: 5761516 (1998-06-01), Rostoker et al.
patent: 5805636 (1998-09-01), Rao et al.
patent: 5838994 (1998-11-01), Valizadeh
patent: 5909559 (1999-06-01), So
patent: 5923852 (1999-07-01), Lee et al.
patent: 6108343 (2000-08-01), Cruickshank et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Harper Kevin L.
Yao Kwang Bin
LandOfFree
Interface control of communication between a control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface control of communication between a control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface control of communication between a control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3140330