Interface circuits for modularized data optimization engines...

Multiplex communications – Communication techniques for information carried in plural... – Adaptive

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S470000

Reexamination Certificate

active

07020160

ABSTRACT:
A data optimization engine for optimizing selected frames of a first stream of data. The data optimization engine includes a transmit interface circuit coupled to an optimization processor, the transmit interface circuit being configured for receiving the first stream of data. The transmit interface circuit includes a traffic controller circuit for separating frames in the first stream of data into a first optimizable frame and a first non-optimizable frame, and an optimization front-end circuit coupled to the traffic controller circuit to receive at least a first portion of the first optimizable frame. The optimization front-end circuit includes a protocol conversion circuit configured to convert data in the first portion of the first optimizable frame from a first protocol to a second protocol suitable for processing by the optimization processor, the first protocol specifies a first word length, the second protocol specifies a second word length different from the first word length. The optimization front-end circuit further includes an end-of-optimization-file processing circuit, the end-of-optimization-file processing circuit flagging an end of the first portion of the first optimizable frame to the optimization processor, wherein the optimization processor is configured to optimize the first portion of the first optimizable frame by performing at least one of compression and encryption on the first portion of the first optimizable frame.

REFERENCES:
patent: 5530645 (1996-06-01), Chu
patent: 5805600 (1998-09-01), Venters et al.
patent: 5933635 (1999-08-01), Holzle et al.
patent: 6038226 (2000-03-01), Ellersick et al.
patent: 6237141 (2001-05-01), Holzle et al.
patent: 6321326 (2001-11-01), Witt
patent: 2002/0165957 (2002-11-01), Devoe et al.
IEEE Oct. 1988 publication Massively parallel data optimization by Knobe et al.
U.S. Appl. No. 10/026,368.
Robert W. Kembel; Fibre Channel: A Comprehensive Introduction, Northwest Learning Associates, Inc., Tucson, AZ 2000.
Mark Nelson; “LZW Data Compression”, http://www.dogma.net/markn/articles/lzw/lzw.htm. Originally published in Oct. 1989 Dr. Dobb's Journal (2800 Campus Drive, San Mateo, CA, www.ddj.com).
Terry A. Welch; “A Technique for High Performance Data Compression”, IEEE Computer 17(6), Jun. 1984, pp. 8-19.
U.S. Appl. No. 10/026,370, filed: Dec. 17, 2001, Title: “Architectures for a modularized data optimization engine and methods therefore”.
U.S. Appl. No. 10/026,680, filed: Dec. 17, 2001, Title: “Integrated circuits for a high speed adaptive compression and methods therefore”.
U.S. Appl. No. 10/026,368, filed: Dec. 17, 2001, Title: “Interface receive circuits for modularized data optimization engines and methods therefore”.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Interface circuits for modularized data optimization engines... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface circuits for modularized data optimization engines..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface circuits for modularized data optimization engines... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3544224

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.