Patent
1995-05-26
1997-02-11
Lee, Thomas C.
395307, G06F 1502
Patent
active
056030525
ABSTRACT:
A high performance Local Bus Peripheral Interface (LBPI) for a computer local bus and its high performance peripheral interface(s) uses a pipelined architecture to increase the use of the available data transfer bandwidth. In one embodiment, the LBPI can be selectably configured to couple on the host side to either a VL bus or PCI bus. The LBPI maintains a countdown of the number of words of a data sector already transferred and/or "snoops" the peripheral device commands from the computer to predict the occurrence of subsequent read data transfers commands. The Controlling State Machine also "snoops" the peripheral device commands to maintain its record of the operating parameters of the peripheral devices and also keeps track of which of the devices is currently active. In one embodiment, the LBPI supports DMA and PIO data transfers on the peripheral side. In another embodiment, the LBPI translates memory data transfers into IO data transfers to improve efficiency of IO data transfers. A DMA Timeout Counter is used during DMA mode data transfer operations to prevent the system from indefinitely waiting for an appropriate DMA Request Signal from a selected peripheral. During a DMA mode data transfer operation, forced interrupts may be generated and transmitted to the host in order to emulate a PIO mode data transfer operation. During a DMA mode data transfer operation, an imposed status or "Fake 3F6" register is utilized to transmit status information to the host system.
REFERENCES:
patent: 3673576 (1972-06-01), Donaldson, Jr.
patent: 4004283 (1977-01-01), Bennett et al.
patent: 4064283 (1977-12-01), Saunders et al.
patent: 4145751 (1979-03-01), Carlow et al.
patent: 4258418 (1981-03-01), Heath
patent: 4396995 (1983-08-01), Grau
patent: 4443846 (1984-04-01), Adcock
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4453229 (1984-06-01), Shaire
patent: 4490784 (1984-12-01), Ives et al.
patent: 4683534 (1987-07-01), Tietjen et al.
patent: 4716527 (1987-12-01), Graciotti
patent: 4779190 (1988-10-01), O'Dell et al.
patent: 4800483 (1989-01-01), Yamamoto et al.
patent: 4821185 (1989-04-01), Esposito
patent: 4831514 (1989-05-01), Turlakov et al.
patent: 4831523 (1989-05-01), Lewis et al.
patent: 4860193 (1989-08-01), Bentley et al.
patent: 4860244 (1989-08-01), Bruckert et al.
patent: 4870565 (1989-09-01), Yamamoto et al.
patent: 4914575 (1990-04-01), Kihara et al.
patent: 4935868 (1990-06-01), DuLac
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4954950 (1990-09-01), Freeman et al.
patent: 4958271 (1990-09-01), Yoshida et al.
patent: 4972364 (1990-11-01), Barrett et al.
patent: 4979102 (1990-12-01), Tokuume
patent: 4991217 (1991-02-01), Garrett et al.
patent: 5014236 (1991-05-01), Pogorzelski et al.
patent: 5056060 (1991-10-01), Fitch et al.
patent: 5073969 (1991-12-01), Shoemaker
patent: 5079636 (1992-01-01), Brody
patent: 5079693 (1992-01-01), Miller
patent: 5081577 (1992-01-01), Hatle
patent: 5091850 (1992-02-01), Culley
patent: 5111423 (1992-05-01), Kopec, Jr. et al.
patent: 5113369 (1992-05-01), Kinoshita
patent: 5117486 (1992-05-01), Clark et al.
patent: 5121479 (1992-06-01), O'Brien
patent: 5136692 (1992-08-01), Barrett et al.
patent: 5150465 (1992-09-01), Bush et al.
patent: 5191581 (1993-03-01), Woodbury et al.
patent: 5191657 (1993-03-01), Ludwig et al.
patent: 5220651 (1993-06-01), Larson
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5239636 (1993-08-01), Dujari et al.
patent: 5239651 (1993-08-01), Sodos
patent: 5241631 (1993-08-01), Smith et al.
patent: 5265211 (1993-11-01), Amini et al.
patent: 5280588 (1994-01-01), D'Ambrose et al.
patent: 5283883 (1994-02-01), Mishler
patent: 5287460 (1994-02-01), Olsen et al.
patent: 5293622 (1994-03-01), Nicholson et al.
patent: 5293623 (1994-03-01), Froniewski et al.
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5309568 (1994-05-01), Ghosh et al.
patent: 5317715 (1994-05-01), Johnson et al.
patent: 5319754 (1994-06-01), Meinecke et al.
patent: 5335329 (1994-08-01), Cox et al.
patent: 5363485 (1994-11-01), Nguyen et al.
patent: 5367646 (1994-11-01), Pardillos et al.
patent: 5377184 (1994-12-01), Beal et al.
patent: 5379381 (1995-01-01), Lamb
patent: 5379382 (1995-01-01), Work et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5388224 (1995-02-01), Maskas
patent: 5404454 (1995-04-01), Parks
patent: 5404462 (1995-04-01), Datwyler et al.
patent: 5420987 (1995-05-01), Reid et al.
patent: 5440698 (1995-08-01), Sindhu et al.
patent: 5440754 (1995-08-01), Goeppel et al.
patent: 5444852 (1995-08-01), Nakabayashi
patent: 5475860 (1995-12-01), Ellison et al.
Ed McNierney, "High-Performance Graphics", PC Tech Journal, v5, n7, P56(8) Jul., 1987, pp. 1-8.
Augie Hansen, "Mapping PC Address Space", PC Tech Journal, v5, n3, p102(9) Mar. 1987, pp. 1-6.
Gerald Conn, "Biodirectional Serial Computer Interface", Electronics Australia, Apr. 1981, pp. 82-83, 85-88, 90, 93 and 134.
Fabien Viallet, "Control Two Steppers with One Microprocessor", Electric Design, v36, n24, p101(4), pp. 1-3, Oct. 27, 1988.
Ed McNierney, "Custom-Tailored Graphics" PC Tech Journal, v5, n7, p68(6) Jul. 1987, pp. 1-6.
Tom Darbonne, "Hands-on Experience Paves the Way for Future MCA Designs", EDN, v34, n23, p233(14), pp. 1-9, Nov. 9, 1989.
David Redelfs et al., "PC-AT Compatibility Comes to Multibus II Systems" ESD, v18, n12, p30(5), pp. 1-4, Dec. 1988.
Appian's News Release dated Nov. 8, 1991 on P928, "Appian Announces P928 Fast Local Bus Peripheral Interface Device".
Appian's VGA and IDE Benchmarks on P928 dated Nov., 1991.
Appian's BIOS Application Note by R. Kalish dated Dec. 17, 1991 on P928.
Appian's BIOS Application Note by Richard Kalish dated Jan. 2, 1992 on P928.
Appian's Fast Peripheral Interface Data Sheet dated Jan., 1992 on P928.
Appian's Fast Peripheral Interface Design Design Manual dated Apr., 1992 on P928.
Appian's Local Bus IDE Disk Interface Advanced Information Datasheet dated Jun., 1992 on AD12.
Appian's Fast Peripheral Interface Product Brief dated Jul., 1992 on P928.
Appian's Fast Peripheral Interface Design Manual Addendum dated Jul., 1992 on P928.
Appian's Fast Peripheral Interface Design Manual dated Aug., 1992 (Revision 2) on P928.
Appian's Local-bus IDE Interface Preliminary Information Packet dated Sep., 1992m on AD12.
Appian's News Release dated Sep. 14, 1992 on the AD12 Local Bus IDE Disk Interface Chip.
Appian's Applications Update #1 dated Oct. 6, 1992 on AD12.
Appian's Local Bus Peripheral Interface Product Brief dated Nov., 1992 on P928.
Appian's Engineering Sample Notice dated Nov. 23, 1992 on AD12.
Chejlava, Jr. Edward J.
Cline Leslie E.
Curt Kenneth C.
Cirrus Logic Inc.
Heid David W.
Lee Thomas C.
Meky Moustafa Mohamed
Wallace T. Lester
LandOfFree
Interface circuit for transferring data between host and mass st does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface circuit for transferring data between host and mass st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface circuit for transferring data between host and mass st will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350888