Boots – shoes – and leggings
Patent
1981-10-05
1984-05-15
Ruggiero, Joseph F.
Boots, shoes, and leggings
G06F 946, G06F 1516
Patent
active
044491824
ABSTRACT:
An interface mechanism (10) between two processors, such as a host processor (70) and a processor (31) in an intelligent controller (30) for mass storage devices (40), and utilizing a set of data structures employing a dedicated communications region (80A) in host memory (80). Interprocessor commands and responses are communicated as packets over an I/O bus (60) of the host (70), to and from the communication region (80A), through a pair of ring-type queues (80D) and (80E). The entry of each ring location (e.g., 132, 134, 136, 138) points to another location in the communications region where a command or response is placed. The filling and emptying of ring entries (132-138) is controlled through the use of an `ownership` byte or bit (278) associated with each entry. The ownership bit (278) is placed in a first state when the message source (70 or 31) has filled the entry and in a second state when the entry has been emptied. Each processor keeps track of the rings' status, to prevent the sending of more messages than the rings can hold. These rings permit each processor to operate at its own speed, without creating race conditions and obviate the need for hardware interlock capability on the I/O bus (60).
REFERENCES:
patent: 3940601 (1976-02-01), Henry et al.
patent: 4145739 (1979-03-01), Dunning et al.
patent: 4153934 (1979-05-01), Sato
patent: 4181937 (1980-01-01), Hattori et al.
patent: 4195351 (1980-03-01), Barner et al.
patent: 4204251 (1980-05-01), Brudevold
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4237534 (1980-12-01), Felix
patent: 4268907 (1981-05-01), Porter et al.
patent: 4282572 (1981-08-01), Moore et al.
patent: 4318174 (1982-03-01), Suzuki et al.
patent: 4334305 (1982-06-01), Girardi
Gardner Edward A.
Grace William A.
Keck Dale R.
Lary Richard F.
Rubinson Barry L.
Digital Equipment Corporation
Harkcom Gary V.
Ruggiero Joseph F.
LandOfFree
Interface between a pair of processors, such as host and periphe does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface between a pair of processors, such as host and periphe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface between a pair of processors, such as host and periphe will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-848553