Boots – shoes – and leggings
Patent
1994-06-30
1995-07-18
Lim, Krisna
Boots, shoes, and leggings
364DIG1, 3642613, 3642475, 3642318, G06F 926, G06F 930
Patent
active
054349869
ABSTRACT:
An apparatus for and method of controlling branching conditions within a pipelined instruction processor. For jump instructions, a memory is used to store the target address of branches actually taken as a function of the absolute address of the jump instruction. The next time the same jump instruction is executed, the branch is assumed and the target address is supplied to the instruction pipeline for prefetching of the target instruction. If the conditional branch instruction is a skip instruction, interdependency of the Nth and N+1st instructions are determined by comparison of the index register fields. If no dependency is found, fully pipelined operation is continued. If a dependency is found, the system is depiped for one clock cycle to prevent the N+1st instruction from using an index register which has not been updated as anticipated by the software developer.
REFERENCES:
patent: 3577190 (1971-04-01), Cocke et al.
patent: 4212060 (1980-07-01), Prey
patent: 4370711 (1983-01-01), Smith
patent: 4390946 (1983-06-01), Lane
patent: 4477872 (1984-10-01), Losq et al.
patent: 4604691 (1986-08-01), Akagi
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4755966 (1988-07-01), Lee et al.
patent: 4763245 (1988-09-01), Emma et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4777587 (1988-10-01), Case et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4827402 (1989-05-01), Wada
patent: 4831517 (1989-05-01), Crouse et al.
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4855904 (1989-08-01), Daberkow et al.
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4860197 (1989-08-01), Langendorf et al.
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 4870573 (1989-09-01), Kawata et al.
patent: 4881170 (1989-11-01), Morisada
patent: 4890225 (1989-12-01), Ellis, Jr. et al.
patent: 4894772 (1990-01-01), Langendorf
patent: 4910664 (1990-03-01), Arizono
patent: 4912635 (1990-03-01), Nishimukai et al.
patent: 4914579 (1990-04-01), Putrino et al.
patent: 4916602 (1990-04-01), Itoh
patent: 4924376 (1990-05-01), Ooi
patent: 4926312 (1990-05-01), Nukiyama
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942520 (1990-07-01), Langendorf
patent: 4953121 (1990-08-01), Muller
patent: 4964046 (1990-10-01), Mehrgardt et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5008807 (1991-04-01), Krueger et al.
patent: 5032983 (1991-07-01), Fu et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5081574 (1992-01-01), Larsen et al.
patent: 5121473 (1992-06-01), Hodges
patent: 5142630 (1992-08-01), Ishikawa
patent: 5142634 (1992-08-01), Fite et al.
patent: 5210831 (1993-05-01), Emma et al.
patent: 5228131 (1993-07-01), Ueda et al.
patent: 5237666 (1993-08-01), Suzuki et al.
Dwyer et al; "A Fast Instruction Dispatch Unit for Multiple & Out of Sequence Issuances"; EE-CFG-87-15 pp. 1-11 and Drawings FIGS. 1-9.
Smith et al; "Implementing Precise Interrupts in Pipelined Processors"; IEEE; vol. 37 No. 5 1988-pp. 562-573.
Wu et al; "Cheekpoint Repair for Out-of-Order Execution Machines"; ACM 1987, pp. 18-26.
Sohi et al; "Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors"; ACM 1987; pp. 27-34.
Adebayo Buraimoh
Kuslak John S.
Lim Krisna
Unisys Corporation
LandOfFree
Interdependency control of pipelined instruction processor using does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interdependency control of pipelined instruction processor using, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interdependency control of pipelined instruction processor using will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2421905