Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Reexamination Certificate
2005-06-06
2009-12-29
Parker, Kenneth A (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
C257S637000, C257S640000, C257S639000, C257S751000, C257S758000
Reexamination Certificate
active
07638859
ABSTRACT:
Interconnects with harmonized stress and methods for fabricating the same. An interconnect comprises a substrate having a conductive member. A composite low-k dielectric layer interposed with at least one stress-harmonizing layer therein overlies the substrate. A conductive feature in the composite low-k dielectric layer passes through the at least one stress-harmonizing layer to electrically connect the conductive member.
REFERENCES:
patent: 6001730 (1999-12-01), Farkas et al.
patent: 6100184 (2000-08-01), Zhao et al.
patent: 6358839 (2002-03-01), Li et al.
patent: 6362091 (2002-03-01), Andideh et al.
patent: 6483173 (2002-11-01), Li et al.
patent: 6750541 (2004-06-01), Ohtsuka et al.
patent: 6764958 (2004-07-01), Nemani et al.
patent: 2001/0023125 (2001-09-01), Nishimoto et al.
patent: 2004/0010633 (2004-01-01), Ishikawa
patent: 2004/0249978 (2004-12-01), Marappan et al.
patent: 2005/0001321 (2005-01-01), Hsiung et al.
patent: 2005/0037153 (2005-02-01), Schmitt et al.
patent: 2005/0093108 (2005-05-01), Chang
patent: 2005/0179137 (2005-08-01), Usami
patent: 2006/0027924 (2006-02-01), Chen et al.
patent: 2006/0163730 (2006-07-01), Matsumoto et al.
patent: 1464553 (2003-12-01), None
patent: 1477705 (2004-02-01), None
patent: 1492496 (2004-04-01), None
patent: 10-189577 (1998-07-01), None
patent: 10-2006-0035257 (2006-04-01), None
patent: 200515501 (1993-05-01), None
patent: 447075 (2001-07-01), None
Chinese Office Action for 2006100915237.
Lu Yung-Cheng
Tsai Ming-Hsing
Birch & Stewart Kolasch & Birch, LLP
Nguyen Joseph
Parker Kenneth A
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Interconnects with harmonized stress and methods for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnects with harmonized stress and methods for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnects with harmonized stress and methods for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4100820