Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1992-11-04
1994-12-06
Hille, Rolf
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257211, 257758, H01L 2352, H01L 23528, H01L 23538
Patent
active
053713907
ABSTRACT:
An interconnect structure contains a substrate, a layer of separate conductive leads extending over the substrate in one direction, and another layer of separate conductive leads extending over the substrate in another, substantially different, direction. At least one conductive lead in each of the layers of conductive leads is divided into at least two electrically separate conductive segments. A plurality of cells are formed in the substrate. Each cell has a number of bonding pads formed above the substrate region where the cell is situated for allowing integrated circuit chips and/or electronic components to be connected to the cells. Programmable elements, typically programmed by devices in the substrate, enable connections to be formed between selected ones of the conductive leads or segments, thus enabling the integrated circuit chips and electronic components to be electrically interconnected. Devices formed in the substrate typically allow testing of the various components connected to the substrate to determine their performance and to check the integrity of the connections formed between the conductive leads or segments.
REFERENCES:
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4327355 (1982-04-01), Genter et al.
patent: 4354228 (1982-10-01), Moore et al.
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4455495 (1984-06-01), Masuhara et al.
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4467400 (1984-08-01), Stopper
patent: 4479088 (1984-10-01), Stopper
patent: 4509008 (1985-04-01), DasGupta et al.
patent: 4631686 (1986-12-01), Ikawa et al.
patent: 4649413 (1987-03-01), Kelly
patent: 4703436 (1987-10-01), Varshney
patent: 4706216 (1987-11-01), Carter
patent: 4717988 (1988-01-01), Landis
patent: 4727268 (1988-02-01), Hori
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4813017 (1989-03-01), Wong
patent: 4817093 (1989-03-01), Jacobs et al.
patent: 4821176 (1989-04-01), Ward et al.
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4866432 (1989-09-01), Goetting
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4884122 (1989-11-01), Eichelberger et al.
patent: 4906987 (1990-03-01), Venaleck et al.
patent: 4949084 (1990-08-01), Schwartz et al.
patent: 5015885 (1991-05-01), El Gamal et al.
J. Donnell, "Crosspoint Switch: A PLD Approach," Digital Design, Jul. 1986, pp. 40-42, 44.
Wooley et al., "Active Substrate System integration," IEEE, pp. 468-471, 1987.
Bogdan, "An Electrically Programmable Silicon Circuit Board," pp. 472-476.
Hantusch, "The PIM: A Programmable Interconnection Module," Nov., 1984.
IBM Technical Disclosure Bulletin vol. 32, No. 3B, Aug. 1989, pp. 294-299, Armonk, N.Y., US; "Logically Controlled Chip Interconnection Technique".
Aptix Corporation
Fahmy Wael M.
Hille Rolf
LandOfFree
Interconnect substrate with circuits for field-programmability a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect substrate with circuits for field-programmability a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect substrate with circuits for field-programmability a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216700