Interconnect structures for integrated circuits

Details Interconnect structures for integrated circuits Interconnect structures for integrated circuits

1994-08-25

1996-11-05

Fourson, George

Fishing, trapping, and vermin destroying

437195, 437192, 437235, H01L 2144

Patent

active

055717519

ABSTRACT:
A multilevel interconnect structure which has a first horizontal metallic conductor disposed on the top of a previously formed first contact/via dielectric where the contact/via dielectric contains a contact/via hole. A horizontal interconnect is deposited over the first contact/via dielectric and has a first surface defined by the thickness and linewidth of the horizontal interconnect. A vertical metallic conductor is deposited in the contact/via hole to form a contact/via plug which extends through the dielectric and contacts the first surface of the horizontal interconnect. The process may be used to form additional levels and to form a plurality of similar horizontal and vertical metallic interconnects.

REFERENCES:
patent: 3323198 (1967-06-01), Shortes
patent: 4410622 (1983-10-01), Dalal et al.
patent: 4619037 (1986-10-01), Taguchi et al.
patent: 4874719 (1989-10-01), Kurosawa
patent: 5210053 (1993-05-01), Yamagata
patent: 5306952 (1994-04-01), Matsura et al.
patent: 5313100 (1994-05-01), Ishii et al.
patent: 5313101 (1994-05-01), Harada et al.
patent: 5360995 (1994-11-01), Graas
patent: 5439848 (1995-08-01), Hsu et al.
B. K. Liew, P. Fang, N. W. Cheung, and C. Hu; Reliability Simulator For Interconnect and Intermetallic Contact Electromigration; 1990 IEEE/International Reliability Physics Symposium; pp. 111-118.
B. K. Liew, N. W. Cheung, and C. Hu; Electromigration Interconnect Lifetime Under AC and Pulse DC Stress; 1989 IEEE/International Reliability Physics Symposium; pp. 215-219.
Boon-Khim Liew, Nathan W. Cheung, and Chenming Hu; Projecting Interconnect Electromigration Lifetime for Arbitrary Current Waveforms; IEEE Transactions on Electron Devices, vol. 37, No. 5, May 1990; pp. 1343-1351.
Fumitomo Matsuoka, Hiroshi Iwai, Kaoru Hama, Hitoshi Itoh, Renpei Nakata, Tsukasa Nakakubo, Kenji Maeguchi, and Koichi Kanzaki; Electromigration Reliability for a Tungsten-Filled Via Hole Structure; IEEE Transactions on Electron Devices, vol. 37, No. 3, Mar. 1990; pp. 562-568.
K. Weide, W. Hasse; 3-Dimensional Simulations of Temperature and Current Density Distribution in a Via Structure; 1992 IEEE/International Reliability Physics Symposium; pp. 361-365.
Thomas Kwok, Tue Nguyen, Sidney Yip, and Paul Ho; Optimization of Stud and Via Structures for Minimal Current Crowding and Local Heating in Multilevel Interconnection; IEEE/V-MIC Conference, Jun. 15-16, 1987; pp. 252-264.

Affiliated with

Also associated with

Rating

Interconnect structures for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect structures for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect structures for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2014784