Interconnect structure for programmable logic device

Details Interconnect structure for programmable logic device Interconnect structure for programmable logic device

1990-06-14

1993-10-19

Trans, Vincent N.

Boots, shoes, and leggings

364488, 3074651, 307242, H03K 17693

Patent

active

052552039

ABSTRACT:
A programmable gate array with an improved interconnect structure facilitates multi-source networks, communication of signals long distances across the array, and creation of networks in a symmetrical interconnect structure. The interconnect includes direct connections for each configurable logic block in the array to eight neighbors, including adjacent configurable logic blocks and next adjacent configurable logic blocks. Also, the interconnect includes uncommitted long lines which are driven by outputs of configurable logic blocks but not committed through the interconnect to inputs of any specific logic block. Rather, the uncommitted long lines are committed to connections to other segments of the interconnect. The interconnect structure also includes staggered switching matrices at the intersections of the horizontal and vertical buses in the interconnect. Repowering buffers that are configurable in both directions are associated with bidirectional lines in the interconnect, and include a bypass path. The interconnect provides for communication of control signals from off the chip, from any configurable logic block in the array, and from the input/output structures in the array to any or all other configurable logic blocks and input/output blocks in the array. Further, the interconnect structure has programmable interconnection between long lines and bidirectional general interconnect segments.

REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4724531 (1988-02-01), Angleton et al.
patent: 4758985 (1988-07-01), Carter
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4845633 (1989-07-01), Furtek
patent: 5036473 (1991-07-01), Butt et al.
"The Programmable Gate Array Design Handbook"; 1st Ed.; published by Xilinx; pp. 1-1 to 1-31.
"XC3000 Logic Cell Array Family"; Published by Xilinx; p. 1-31 (FIG. 15b).
"XC3000 Family of User-Programmable Gate Arrays" by R. H. Freedman, vol. 13, No. 5, Microprocessors and Microsystems, Jun. 1989, pp. 313-320.
"Reconfigurable Architectures for VLSI Processing Arrays" by Sanu et al., Proc. of IEEE, vol. 74, No. 5, May 1986, pp. 712-722.

Affiliated with

Also associated with

Rating

Interconnect structure for programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect structure for programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect structure for programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1357323