Excavating
Patent
1981-04-20
1983-07-26
Atkinson, Charles E.
Excavating
324 73R, G01R 3128, G06F 1100
Patent
active
043957676
ABSTRACT:
A large-scale integrated circuit (LSI) chip has an individual voltage level sensing circuit connected with each input and output connecting pin so that isolation between the pins is maintained and so that the individual level sensor output can provide an indication of an abnormal voltage on the input/output pin. The outputs of all level sensors for all input and output pins is connected in common to the input of a comparator circuit. The comparator circuit has a fault detection threshold voltage input and provides a fault indication output signal whenever the voltage input from the level sensor circuits is outside of the detection threshold voltage range. A number of logic chips will have particular input/output pins connected together in a circuit in conventional applications. An open circuit anywhere in the interconnected network will cause some number of input/output pins dependent on the fault location to be pulled out of the detection threshold voltage range. Similarly, any short circuit to ground condition will also cause a voltage shift outside of the detection threshold voltage range. Further, interconnect faults which result in impedance mismatch and cause a "ringing" signal voltage outside of the threshold detection voltage range, will also be detected as a fault signal. Thus, the fault detection system of the present disclosure will detect a number of types of faults in interconnection networks of various logic chips.
REFERENCES:
patent: 3657527 (1972-04-01), Kassabgi et al.
patent: 3851161 (1974-11-01), Sloop
patent: 4001818 (1977-01-01), Radichel et al.
patent: 4009437 (1977-02-01), Lacher
patent: 4176258 (1979-11-01), Jackson
patent: 4183460 (1980-01-01), Yuen et al.
patent: 4220917 (1980-09-01), McMahon, Jr.
patent: 4241307 (1980-12-01), Hong
patent: 4271515 (1981-06-01), Axtell et al.
Benowitz et al., An Advanced Fault Isolation System for Digital Logic, IEEE Transactions on Computers, vol. C-24, No. 5, May 1975, pp. 489-497.
Ketzler John H. A.
Van Brunt Nicholas P.
Atkinson Charles E.
Control Data Corporation
Genovese Joseph A.
McGinnis William J.
LandOfFree
Interconnect fault detector for LSI logic chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect fault detector for LSI logic chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect fault detector for LSI logic chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2224694