Patent
1995-05-17
1997-10-21
Treat, William M.
39520014, 395473, G06F 1314
Patent
active
056805756
ABSTRACT:
A system for resetting a cache in a first device connected by a multilinelink to a memory in a second device. A transceiver in the first element connects to one end of each of the link lines and a transceiver in the second device connects to the other end. The transmitter in the first device transceiver is disabled in response to a failure of the transceiver to receive messages from the second device. The transmitter in the first device transceiver also selectively sends a reset sequence to the receiver in the second device. A detector detects when all of the receivers in the second device have either received a reset sequence or have detected that a transmitter in the first device is disabled. The detector sets a latch in response, representing that data in the second device cache is invalid. Optionally, the second device has responders which send responses over the link lines indicating receipt of a reset sequence. The transmitters in the first device switch to a disabled state when the responses are not received within a specified period.
REFERENCES:
patent: 4648030 (1987-03-01), Bomba et al.
patent: 5249283 (1993-09-01), Boland
patent: 5276828 (1994-01-01), Dion
patent: 5291442 (1994-03-01), Emma et al.
patent: 5319768 (1994-06-01), Rastegar
patent: 5331673 (1994-07-01), Elko et al.
patent: 5379402 (1995-01-01), Fujihara et al.
patent: 5398325 (1995-03-01), Chang et al.
patent: 5410536 (1995-04-01), Shah et al.
patent: 5479634 (1995-12-01), Takita
patent: 5528755 (1996-06-01), Beardsley et al.
patent: 5537574 (1996-07-01), Elko et al.
patent: 5537640 (1996-07-01), Pawlowski et al.
Bartow Neil George
Capowski Robert Stanley
Fasano Louis Thomas
Gregg Thomas Anthony
Salyer Gregory
Augspurger Lynn L.
International Business Machines - Corporation
Maung Zarni
Treat William M.
LandOfFree
Interconnect failure detection and cache reset apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect failure detection and cache reset apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect failure detection and cache reset apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1014827