Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2006-08-08
2006-08-08
Chambliss, Alonzo (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S775000, C257S776000, C257S786000, C361S767000, C361S776000, C361S777000, C174S261000, C174S262000
Reexamination Certificate
active
07088002
ABSTRACT:
An interconnect includes a pad and at least two vias coupled to the pad. In one embodiment, the pad has five substantially straight edges, one via directly coupled to the pad by being formed substantially beneath the pad, and one via coupled to one of the five substantially straight edges by a tapered conductive segment. In another embodiment, the pad has three vias directly coupled to the pad and formed substantially beneath the pad. A method of forming an interconnect includes forming at least two vias in a substrate and coupling a pad to each of the at least two vias.
REFERENCES:
patent: 3601750 (1971-08-01), Mancini
patent: 3725743 (1973-04-01), Murayama
patent: 4275410 (1981-06-01), Grinberg et al.
patent: 4371744 (1983-02-01), Badet et al.
patent: 5081563 (1992-01-01), Feng et al.
patent: 5200579 (1993-04-01), Takeuchi
patent: 5258648 (1993-11-01), Lin
patent: 5342999 (1994-08-01), Frei et al.
patent: 5355019 (1994-10-01), Fuchs
patent: 5375042 (1994-12-01), Arima et al.
patent: 5389743 (1995-02-01), Simila et al.
patent: 5528080 (1996-06-01), Goldstein
patent: 5706178 (1998-01-01), Barrow
patent: 5731960 (1998-03-01), Fung
patent: 5753976 (1998-05-01), Harvey
patent: 5875102 (1999-02-01), Barrow
patent: 5883436 (1999-03-01), Sadjadi et al.
patent: 5943212 (1999-08-01), Horiuchi et al.
patent: 6010769 (2000-01-01), Sasaoka et al.
patent: 6020561 (2000-02-01), Ishida et al.
patent: 6040524 (2000-03-01), Kobayashi et al.
patent: 6043986 (2000-03-01), Kondo et al.
patent: 6046901 (2000-04-01), Davis et al.
patent: 6111204 (2000-08-01), Goenka
patent: 6162997 (2000-12-01), Memis
patent: 6215372 (2001-04-01), Novak
patent: 6246107 (2001-06-01), Silvestre
patent: 6271481 (2001-08-01), Goenka et al.
patent: 6312791 (2001-11-01), Fasano et al.
patent: 6337805 (2002-01-01), Forbes et al.
patent: 6414248 (2002-07-01), Sundstrom
patent: 19642929 (1997-07-01), None
patent: 19642929 (1997-07-01), None
patent: 19748689 (1999-05-01), None
patent: 19748689 (1999-05-01), None
patent: 2468279 (1981-04-01), None
“Via Reinforced BGA Land”,Research Disclosure, Disclosure No. 438037, Kenneth Mason Publications, Hampshire, Great Britain,(Oct., 2000),1749-1750.
“PCT Written Opinion for corresponding PCT Application No. PCT/US01/44651”, (Mar. 15, 2005), 7 pages.
Brunson M.
Chambliss Alonzo
Intel Corporation
LandOfFree
Interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3605405