Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1991-06-27
1992-09-22
Fears, Terrell W.
Static information storage and retrieval
Addressing
Plural blocks or banks
365 51, 365 63, G11C 700, G11C 502
Patent
active
051503301
ABSTRACT:
A static random access memory (SRAM) employs a modified divided word architecture in which each address selects cells from plural blocks. Thus, each word is dispersed among multiple blocks, rather than being confined to a single block as in conventional divided word architectures. More specifically, the blocks are divided among four quadrants of the array and data pads (or ports) are arranged on opposite sides of the array. This architecture causes each word to be divided among all four quadrants. Each quadrant is coupled via a respective data bus to the data ports adjacent to the quadrant. This arrangement reduces data path lengths within the SRAM, improving overall access times.
REFERENCES:
patent: 4675849 (1987-06-01), Kinoshita
patent: 4691298 (1987-09-01), Fukuda et al.
patent: 4789967 (1988-12-01), Liou et al.
patent: 4817057 (1989-03-01), Kondo et al.
Furlow, Bill, "Caching Catches a Ride on 32-bit Designs", ESD: The Electronic Systems Design Magazine, May, 1989, pp. 36-44.
Tuljapurkar, Shubha, "Integrated Cache Subsystems", ESD: The Electronic Systems Design Magazine, May 1989, p. 42. (Note: this is included in the previous article).
Hiroaki Okuyama et al., "A 7.5ns 32K.times.8 CMOS SRAM" IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp.1054-1059.
Yoshio Kohno et al., "A 14-ns 1-Mbit CMOS SRAM with Variable Bit Organization" IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1060-1066.
Katsuro Sasaki et al., "A 15-ns 1-Mbit CMOS SRAM" IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1067-1072.
Wong et al., "A 11-ns 8K.times.18 CMOS Static RAM with 0.5-.mu.m Devices" IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, p. 1101.
Anderson Clifton L.
Fears Terrell W.
Lane Jack A.
VLSI Technology Inc.
LandOfFree
Interblock dispersed-word memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interblock dispersed-word memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interblock dispersed-word memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1074750