Electrical computers and digital processing systems: multicomput – Computer-to-computer data addressing
Reexamination Certificate
2006-11-14
2006-11-14
Harrell, Robert B. (Department: 2142)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data addressing
Reexamination Certificate
active
07136933
ABSTRACT:
A transmitter43transmits a write address (i.e., address translation packet before sending the first data packet of a command). A receiver5,when receiving the address translation packet, executes address translation of a write address. The receiver5also preliminarily executes address translation in advance during inter-processor communication for reducing overhead of address translation in the destination processor that occurs for each page. The transmitter reports the total number of pages in advance for suppressing wasteful address translation subsequent to the last page.
REFERENCES:
patent: 5978894 (1999-11-01), Sukegawa et al.
patent: 6101551 (2000-08-01), Kanoh
patent: 6353879 (2002-03-01), Middleton et al.
patent: 6678722 (2004-01-01), Kanoh
patent: 2003/0024839 (2003-02-01), Fulda
patent: 2003/0033431 (2003-02-01), Shiinomiya
patent: 60-205648 (1985-10-01), None
patent: 62-251943 (1987-11-01), None
patent: 01-226055 (1989-09-01), None
patent: 05-088983 (1993-04-01), None
patent: 05-089056 (1993-04-01), None
patent: 05-181751 (1993-07-01), None
patent: 06-019785 (1994-01-01), None
patent: 08-241293 (1996-09-01), None
patent: 09-212474 (1997-08-01), None
patent: 10-275129 (1998-10-01), None
patent: 11-203260 (1999-07-01), None
patent: 11-345199 (1999-12-01), None
patent: 2000-040029 (2000-02-01), None
patent: 2000-067009 (2000-03-01), None
patent: 2000-330960 (2000-11-01), None
patent: 2003-050743 (2003-02-01), None
Kanō, Takeshi, and four others, “The User-Level Message Communications Mechanism of Parallel Computer Cenju-4,” Parallel Processing Symposium JSPP '99 Collected Papers, Japan, Information Processing Society of Japan (Corp.), Jun. 9, 1999, p. 7-14.
Matsuoka, Hiroshi, and seven others, “The Memory Structure of the Massively Parallel Processing Computer RWC-1,” Information Processing Society Research Report, Japan, Information Processing Society of Japan (Corp.), Aug. 19, 1993, vol. 93, No. 71, (93-ARC-101), p. 17-24.
Kunisawa, Ryōta, and two others, “A Performance Evaluation of Memory-Based Communications Supported by Address Conversion Hardware,” Institute of Electronics, Information and Communication Engineers Research Report, Japan, Institute of Electronics, Information and Communication Engineers, Aug. 4, 1998, vol. 98, No. 233 (CPSY98-48-59), p. 61-66.
Nakajō, Hironori, and three others, “A Performance Evaluation of Consistency Protocols in a Virtual Shared Memory System for Parallel Computers in a Combined Network, and Their Realization Through Hardware,” Parallel Processing Symposium JSPP '91 Collected Papers, Japan, Information Processing Society of Japan (Corp.), May 1991, p. 45-52.
Shimizu, Kentarō, “Fundamental Knowledge of Distributed Processing & Distributed OS,” Interface, Japan, CQ Publishing Co., Ltd., Oct. 1, 1991, vol. 17, No. 10, p. 124-139.
Kudō, Tomohiro, and four others, “An Evaluation of Network Interface for Network-Based Parallel Computing,” Institute of Electronics, Information and Communication Engineers Research Report, Japan, Institute of Electronics, Information and Communication Engineers, Aug. 5, 1998, vol. 98, No. 234, (CPSY98-60-73), p. 1-8.
Date, Shin'ya, and eight others, “High-Speed Communications Mechanisms that Realize Computer Colonies,” Information Processing Society Research Report, Japan, Information Processing Society of Japan (Corp.) Aug. 4, 1999, vol. 99, No. 251, (CPSY99-47-61), p. 41-48.
Creve Maples, “A High-Performance, Memory-Based Interconnection System for Multicomputer Environments,” Proceedings of Supercomputing '90, IEEE, Nov. 12, 1990, pp. 295-304.
Foley & Lardner LLP
Harrell Robert B.
NEC Corporation
LandOfFree
Inter-processor communication systems and methods allowing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-processor communication systems and methods allowing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-processor communication systems and methods allowing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3631941