Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1988-02-18
1989-05-02
Groody, James J.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358135, H04N 7137
Patent
active
048273376
ABSTRACT:
A system for decoding a coded inter-frame prediction signal comprises a separating circuit (4) for separating the coded signal into a coded prediction error signal (b.sub.k) and a remainder (r.sub.k). A decoding circuit (5, 6, 7) generates a decoded prediction error signal x.sub.k. A first delay circuit (8) provides the decoded signal with a first delay to produce a first delayed signal. An error detecting circuit (11, 13) detects errors in the decoded signal (x.sub.k) and generates an error detection signal which has a high or low level, depending on whether an error has been detected for a given frame. A second delay circuit (10) provides the output of the decoding system with a second delay to produce a second delayed signal. A selecting circuit (14, 9) receives the error detection signal and the first and second delayed signals and selects one of the latter to produce the output of the decoding system.
REFERENCES:
patent: 4591909 (1986-05-01), Kuroda et al.
patent: 4677480 (1987-06-01), Kuroda et al.
patent: 4679081 (1987-07-01), Tsugane et al.
patent: 4689671 (1987-08-01), Ohki et al.
patent: 4743967 (1988-05-01), Takenaka et al.
Groody James J.
Kostak Victor R.
NEC Corporation
LandOfFree
Inter-frame decoding system with frame memories for uninterrupte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-frame decoding system with frame memories for uninterrupte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-frame decoding system with frame memories for uninterrupte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-589266