Electrical computers and digital processing systems: interprogra – Interprogram communication using shared memory
Reexamination Certificate
2004-11-01
2010-10-26
Sough, Hyung S (Department: 2194)
Electrical computers and digital processing systems: interprogra
Interprogram communication using shared memory
C711S220000
Reexamination Certificate
active
07823161
ABSTRACT:
A variable task size architecture is disclosed. A system partition is included that is dedicated to system use. The system partition contains a number of specifiers that describe the number of tasks in the system memory, and for each task partition, the location and size of a task status register, the number, location and size of each of a set of task data registers, and the size and starting location of task code. Specifiers include the word size in bytes, the number of words per increment, the number of increments per partition, the number of increments per data register, and the number of data registers. In one embodiment, the number of tasks is available from an input port. The task specifiers and the number of tasks are accessible to the scheduler unit via the data flow unit when a reset signal is released.
REFERENCES:
patent: 4209784 (1980-06-01), Sumner et al.
patent: 4570217 (1986-02-01), Allen
patent: 4633750 (1987-01-01), Sakai
patent: 4847751 (1989-07-01), Nakade
patent: 4903223 (1990-02-01), Norman
patent: 5247627 (1993-09-01), Murakami et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5655096 (1997-08-01), Branigin
patent: 5677864 (1997-10-01), Chung
patent: 5902352 (1999-05-01), Chou et al.
patent: 6021453 (2000-02-01), Klingman
patent: 6219736 (2001-04-01), Klingman
patent: 6226766 (2001-05-01), Harward
patent: 6243735 (2001-06-01), Imanishi et al.
patent: 6275239 (2001-08-01), Ezer et al.
patent: 6292903 (2001-09-01), Coteus et al.
patent: 6661794 (2003-12-01), Wolrich et al.
patent: 6789212 (2004-09-01), Klingman
patent: 6901055 (2005-05-01), Hoe et al.
patent: 7181593 (2007-02-01), Kirsch
patent: 7228404 (2007-06-01), Patel et al.
patent: 7383302 (2008-06-01), Cohen et al.
patent: 2002/0120664 (2002-08-01), Horn et al.
patent: 2002/0149978 (2002-10-01), Fukuzawa
patent: 2002/0188812 (2002-12-01), Sadhasivan et al.
patent: 2003/0018868 (2003-01-01), Chung
patent: 2003/0132830 (2003-07-01), Dow et al.
patent: 2004/0181657 (2004-09-01), Armstrong et al.
patent: 2004/0186843 (2004-09-01), Blaszczak
patent: 2004/0199749 (2004-10-01), Golla et al.
patent: 2004/0199796 (2004-10-01), Boros
patent: 2005/0081181 (2005-04-01), Brokenshire et al.
patent: 2005/0132121 (2005-06-01), Robinson
PCT International Search Report from PCT/US05/03139 dated Jul. 6, 2007.
New NanoAmp Technology Dramatically Boosts The Performance of Java-Enabled Wireless Handsets, Business Wire, San Jose, Feb. 12, 2003.
Software, Silicon Acceleration Brew A Stronger Java, Dipert, Brian, Mar. 20, 2003, EDN.
Active Memory: Micron's Yukon, Kirsch, Micron UKDC, Bracknell, UK, Proceedings of the International Parallel and Distributed Processing Symposium 2003, IEEE.
office—action—4301—10831649.
office—action—4401—10938990.
office—action—4501—10957431.
office—action—4701—11004652.
office—action—4801—11022288.
office—action—4901—11045904.
office—action—5001—11046336.
office—action—5101—11046328.
office—action—5301—11046068.
office—action—4501a—10957431.
office—action—4701a—11004652.
office—action—5001a—11046336.
office—action—5001b—11046336.
IPxLaw Group LLP
Seye Abdou K
Sough Hyung S
LandOfFree
Intelligent memory device with variable size task architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intelligent memory device with variable size task architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intelligent memory device with variable size task architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4220224