Electrical computers and digital processing systems: interprogra – Miscellaneous
Reexamination Certificate
2004-12-03
2010-10-26
Truong, Lechi (Department: 2194)
Electrical computers and digital processing systems: interprogra
Miscellaneous
C711S169000
Reexamination Certificate
active
07823159
ABSTRACT:
A computing system that includes one or more processing elements, a memory connected to a host processor and a multitask controller, where the multitask controller includes a scheduler unit, a data flow unit, an executive unit, and a resource manager unit. The processing elements, the scheduler unit, the data flow unit, the executive unit, and the resource manager unit are each synchronously clocked by a clock signal. The processing elements, multitask controller interface of the memory, the executive unit, and the scheduler unit are each operative to change one or more interface signals on a positive transition of the clock signal while the resource manager unit and dataflow unit are each operative to change one or more interface signals on a negative transition of the clock signal. Because adjacent units are clocked on opposite edges, the speed of transfer of information between the units is improved.
REFERENCES:
patent: 4209784 (1980-06-01), Sumner et al.
patent: 4633750 (1987-01-01), Sakai
patent: 4847751 (1989-07-01), Nakade et al.
patent: 5247627 (1993-09-01), Murakami et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5655096 (1997-08-01), Branigin
patent: 5677864 (1997-10-01), Chung
patent: 5902352 (1999-05-01), Chou et al.
patent: 6021453 (2000-02-01), Klingman
patent: 6219736 (2001-04-01), Klingman
patent: 6226766 (2001-05-01), Harward
patent: 6243735 (2001-06-01), Imanishi et al.
patent: 6292903 (2001-09-01), Coteus et al.
patent: 6661794 (2003-12-01), Wolrich et al.
patent: 6789212 (2004-09-01), Klingman
patent: 6901055 (2005-05-01), Hoe et al.
patent: 7181593 (2007-02-01), Kirsch
patent: 7228404 (2007-06-01), Patel et al.
patent: 7383302 (2008-06-01), Cohen
patent: 7594232 (2009-09-01), Klingman
patent: 2002/0120664 (2002-08-01), Horn et al.
patent: 2002/0149978 (2002-10-01), Fukuzawa
patent: 2002/0188812 (2002-12-01), Sadhasivan et al.
patent: 2003/0018868 (2003-01-01), Chung
patent: 2003/0132830 (2003-07-01), Dow et al.
patent: 2004/0081181 (2004-04-01), Malkamaki
patent: 2004/0181657 (2004-09-01), Armstrong et al.
patent: 2004/0186843 (2004-09-01), Blaszczak
patent: 2004/0199749 (2004-10-01), Golla et al.
patent: 2004/0199796 (2004-10-01), Boros
patent: 2005/0132121 (2005-06-01), Robinson
PCT International Search Report from PCT/US05/03139 dated Jul. 6, 2007.
New NanoAmp Technology Dramatically Boosts The Performance of Java-Enabled Wireless Handsets, Business Wire, San Jose, Feb. 12, 2003.
Software, Silicon Acceleration Brew A Stronger Java, Dipert, Brian, Mar. 20, 2003, EDN.
Active Memory: Micron's Yukon, Kirsch, Micron UKDC, Bracknell, UK, Proceedings of the International Parallel and Distributed Processing Symposium 2003, IEEE.
Office Action from 4401.
office—action—4501—10957431.
office—action—4501—10957431—2.
office—action—4601—10979865.
office—action—4801—11022288.
office—action—4901—11045904.
office—action—5001—11046336.
office—action—5001—11046336—2.
office—action—5101—11046328.
office—action—5301—11046068.
office—action—4501a—10957431.
office—action—5001a—11046336.
office—action—5001b—11046336.
office—action—4301—10831649.
IPxLaw Group LLP
Truong Lechi
LandOfFree
Intelligent memory device clock distribution architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intelligent memory device clock distribution architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intelligent memory device clock distribution architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4174242