Intelligent embedded processor enabled mechanism to...

Details Intelligent embedded processor enabled mechanism to... Intelligent embedded processor enabled mechanism to...

2006-01-10

2006-01-10

Nguyen, Steven (Department: 2665)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S235000, C370S389000, C709S240000

Reexamination Certificate

active

06985441

ABSTRACT:
A network device includes a filter and an embedded processor. The filter receives a packet, determines whether the packet is an RSVP packet, and transmits an interrupt signal when the packet is an RSVP packet. The embedded processor receives the interrupt signal and generates at least one packet processing parameter in response to the interrupt signal.

REFERENCES:
patent: 5903735 (1999-05-01), Kidder et al.
patent: 6046979 (2000-04-01), Bauman
patent: 6092113 (2000-07-01), Maeshima et al.
patent: 6314098 (2001-11-01), Masuda et al.
patent: 6353616 (2002-03-01), Elwalid et al.
patent: 6493317 (2002-12-01), Ma
patent: 6594268 (2003-07-01), Aukia et al.
patent: 6728365 (2004-04-01), Li et al.
patent: 6754223 (2004-06-01), Lussier et al.
patent: 6765927 (2004-07-01), Martin et al.
patent: 2003/0137960 (2003-07-01), Greis
patent: 2003/0189900 (2003-10-01), Barany et al.
patent: 2004/0019876 (2004-01-01), Dravida et al.
patent: WO 9950999 (1999-10-01), None

Affiliated with

Also associated with

Rating

Intelligent embedded processor enabled mechanism to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Intelligent embedded processor enabled mechanism to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intelligent embedded processor enabled mechanism to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3581934