Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-10-09
2007-10-09
Ho, Hoai V. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185170, C365S185200
Reexamination Certificate
active
11304168
ABSTRACT:
Near-ground sensing of non-volatile memory (NVM) cells is performed on a selected NVM cell by applying a potential to a first terminal, coupling a second terminal to ground, and then decoupling the second terminal and passing the resulting cell current to an integrator, which generates a corresponding sense voltage. The amount of cell current (and resulting sense voltage) is controlled by the programmed/erased state of the NVM cell. The sense voltage is compared with a reference voltage to determine the cell's programmed/erased state. Current through neighbor cells is redirected to the sensing circuit using a special Y decoder to minimize the neighbor effect.
REFERENCES:
patent: 5999454 (1999-12-01), Smith
patent: 6128226 (2000-10-01), Eitan et al.
patent: 6836443 (2004-12-01), Dadashev
patent: 6937532 (2005-08-01), Hatanaka et al.
patent: 6954393 (2005-10-01), Lusky et al.
patent: 6963505 (2005-11-01), Cohen
patent: 2005/0180220 (2005-08-01), Chen et al.
patent: 2006/0062042 (2006-03-01), Karlsson et al.
Bever Patrick T.
Bever Hoffman & Harms LLP
Ho Hoai V.
Tower Semiconductor Ltd.
LandOfFree
Integrator-based current sensing circuit for reading memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrator-based current sensing circuit for reading memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrator-based current sensing circuit for reading memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3851910