Integration control and reliability enhancement of...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S619000, C257S750000, C257S752000

Reexamination Certificate

active

07553739

ABSTRACT:
An improved semiconductor device, integrated circuit, and integrated circuit fabrication method introduce highly controlled air cavities within high-speed copper interconnects. A polymer material is introduced on the edges of interconnect lines and vias within an interconnect stack. This incorporates and controls air cavities formation, thus enhancing the signal propagation performance of the semiconductor interconnects.

REFERENCES:
patent: 6413854 (2002-07-01), Uzoh et al.
patent: 7084479 (2006-08-01), Chen et al.
patent: 7294934 (2007-11-01), Kloster et al.
patent: 2004/0099951 (2004-05-01), Park et al.
patent: 2004/0099952 (2004-05-01), Goodner et al.
patent: 2004/0102031 (2004-05-01), Kloster et al.
patent: 2005/0087875 (2005-04-01), Furukawa et al.
European Search Report dated Oct. 13, 2006 for European Application No. EP 06291019.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integration control and reliability enhancement of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integration control and reliability enhancement of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration control and reliability enhancement of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4128525

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.