Integrating the logical and physical design of electronically li

Details Integrating the logical and physical design of electronically li Integrating the logical and physical design of electronically li

1989-06-20

1992-05-12

Lall, Parshotam S.

Boots, shoes, and leggings

364489, 364488, G06F 1560

Patent

active

051133520

ABSTRACT:
The interconnection costs of electronically linked objects is minimized by the successive partitioning of the initial logic design. The partitioning is based upon the electrical properties of the drivers and loads of the linked objects forming the design. Further, time critical connections are weighted so as to further minimize interconnection cost. A further method refines the result of the successive partitioning by calculating each linked object's contribution to the overall delay of the design. Both the design of device function and timing and the physical realization of the electronically linked objects are solved jointly to make use of the information available from the logical and physical designs.

REFERENCES:
patent: T944001 (1976-03-01), Hanan et al.
patent: 3622762 (1971-11-01), Dyer
patent: 3681782 (1972-08-01), Scanlon
patent: 3702003 (1972-10-01), Ramirez et al.
patent: 4263651 (1981-04-01), Donath et al.
patent: 4495559 (1985-01-01), Gelatt, Jr. et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4924430 (1990-05-01), Zasio et al.
"MIS: A Multiple-Level Logic Optimization System" by R. K. Brayton et al., IEEE Trans. on Computer-Aided Design, vol. CAD-6, No. 6, Nov. 1987, pp. 1062-1081.
"Timing Influenced Layout Design" by M. Burstein, IEEE 22nd Design Automation Conf., 1985, pp. 124-130.
"Lores: Logic Reorganization System" by S. Nakamura et al., IEEE 15th Design Automation Conf. 1978, pp. 250-260.
"Timing-Analysis for nMOS VLSI" by N. P. Jouppi, IEEE 20th Design Automation Conf., 1983, pp. 411-418.
"Partitioning and Placement Technique for CMOS Gate Arrays" by G. Odawara et al., IEEE Trans on Computer-Aided Design of Integrated Circuits & Systems, CAD 6 (1987) May, No. 3, pp. 355-363.
"Switch-Level Delay Models for Digital MOS VLSI" by J. K. Ousterhout IEEE 21st Design Automation Conf., 1984, pp. 542-548.

Affiliated with

Also associated with

Rating

Integrating the logical and physical design of electronically li does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrating the logical and physical design of electronically li, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrating the logical and physical design of electronically li will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427384