Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2000-02-21
2001-02-20
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S201000, C365S226000, C365S190000
Reexamination Certificate
active
06192001
ABSTRACT:
BACKGROUND
FIG. 1A
shows a conventional static random access memory (“SRAM”) cell
50
, which is represented on a transistor level at
50
A and on a more general gate level at
50
B. On the transistor level, cell
50
includes PMOS transistors M
1
and M
2
and NMOS transistors M
3
through M
6
. Transistors M
1
and M
3
are configured as a conventional inverter, which is shown as U
2
in FIGURE 50B. Likewise, transistors M
2
and M
4
are configured as a conventional static inverter, which is shown as U
1
in FIG.
50
B. Inverter M
1
/M
3
(U
2
) is cross-coupled with inverter M
2
/M
4
(U
1
) to form the memory storage portion of cell
50
. The input of inverter M
2
/M
4
(U
1
), which is connected to the output of inverter M
1
/M
3
(U
2
) provides a DATA storage node, and the input of inverter M
1
/M
3
(U
2
), which is connected to the output of inverter M
2
/M
4
(U
1
), provides a Not DATA storage node. Transistors M
5
and M
6
function as switches to control access to the DATA/Not DATA nodes from a differential BIT/Not BIT input. Their gates are connected to a Word Line (“WL”) signal that when active (high) enables writing to and reading from the DATA/Not DATA memory cell nodes.
The two cross-coupled PMOS pull-up transistors, M
1
and M
2
, retain a “1” value (at DATA, Not DATA) when written into the cell. These cross-coupled p-devices are designed to be strong enough to retain a 1 value in the cell indefinitely without any external refresh mechanism. However, if the P-devices are too weak due to a fabrication defect or a connection to either of the P devices is missing, the SRAM cell will no longer be able to hold its data indefinitely. The resulting fault in defective cell is referred to as a data retention fault (DRF) or a cell stability fault, depending on its severity. Thus, all SRAMs require some form of data retention and cell stability testing.
Traditionally, testing large static CMOS memory arrays for data retention faults (DRFs) and cell stability faults had been a time consuming and expensive effort. Test methods had also been partial in their test coverage. The algorithmic test methods used for detecting these faults were primarily functional in nature; that is they checked the cell stability or retention in a functional manner. These algorithmic test methods were time consuming and required extensive characterization of silicon to determine the worst case test conditions. Fortunately, improved test methodologies have been developed, which address these problems. One such test method is known as Weak Write Test Mode (“WWTM”). for additional information relating to weak write testing, as well as on more traditional methods, reference may be made to Meixner and Banik,
Weak Write Test Mode: An SRAM Cell Design Stability Design For Test Technique
, IEEE 0-78033540-6/96 (1996), which is hereby incorporated by reference into this specification.
A weak write test is active—in contrast to former tests, which were passive. A WWTM circuit actively attempts to weakly overwrite a cell. It is only capable of overwriting an unstable cell due to the presence of a defect. If the cell can be weakly overwritten, it is assessed to be defective, and if it cannot be weakly overwritten, it is deemed healthy. A weak write test can be used to test an array of memory in much less time than the former passive tests.
FIG. 1B
shows a WWTM circuit
60
for testing SRAM cell
50
. Weak write tests are implemented with a row of WWTM circuits attached to the bit line pairs of a memory array. WWTM circuit
60
generally includes a PMOS transistor Ma, an NMOS transistor Mb, and pass gate MOS devices Mc through Mf. Transistor Ma provides a high signal to a High node of the circuit
60
. Conversely, transistor Mb provides a low signal (ground) to a Low node. The WWTM circuit
60
includes BIT and Not BIT outputs that are respectively connected across the BIT and Not BIT inputs of he SRAM cell
50
. The BIT output is selectively connected to the High node through pass gate Mc and selectively connects the Low node through pass gate Mf. Alternatively, the Not BIT output is selectively connected to the High node through pass gate Md and selectively connected to the Low node through pass gate Me. A WR
1
input is connected to the gates of Mc and Mf for selecting them in order to weak write a “1” (i.e., apply a weak “1”) at the memory cell. Conversely, a WR
0
input is connected to the gates of pass gates Md and Me for selecting them in order to weak write a “0” at the memory cell. Transistors Ma and Mb are sized so that circuit
60
is not strong enough to override the value in a healthy cell yet strong enough to override the value in a defective cell.
WWTM circuit
60
may be used for implementing a weak write test in the following manner. Initially, a background of “0”s are written into a memory cell array. The WWTM circuit
60
is enabled, and a weak write “1” is written to the array, word line by word line, for a preselected time. WWTM circuit
60
is then disabled, and the cells are read to determine if any cell has been overwritten. A background of solid “1”s are then written into the array. The WWTM circuit
60
is once again enabled, but this time, weak write “0”s are written to the cells word line by word line for a preselected time. Circuit
60
is disabled, and the cells are read. The cells that have been written over—either with “1”s or “0”s—are identified as being defective.
The preselected time for weak writing to a cell is longer than the time for a normal write operation. For example, in a weak write test mode, a weak write to a cell can occur from 20 to 50 times longer than a typical write cycle time. With the types of processors currently being designed, such required weak write testing time is still far shorter than the milliseconds or even seconds that were required with the previous passive methods.
In a typical arrangement, the WWTM circuit
60
is attached at the end of each SRAM cell column in a memory array. Unfortunately, the WWTM circuit is about 1.5 times the size of a normal memory cell
50
. Thus, the area consumed by the WWTM circuits for a memory array is problematic. For example, with arrays having 32 rows in each column, the incorporation of WWTM circuits into memory arrays increases their required size by almost 5%. This is unacceptable in applications (e.g., microprocessor cache) where area is a critical issue.
Accordingly, what is needed is an improved scheme for implementing weak write testing.
SUMMARY OF THE INVENTION
These and other objects, features and technical advantages are achieved by a system and method which integrates a WWTM circuit with the write driver circuitry, which is an inherent part of any conventional SRAM design. Thus, a circuit for writing data into and weak write testing a memory cell is provided. In one embodiment, the circuit comprises a write driver that has an output for applying a write or a weak write output signal at the memory cell. The write driver has first and second selectable operating modes. In the first mode, the write driver is set to apply a weak write output signal from the output for performing a weak write test on the cell. In the second mode, the write driver is set to apply a normal write output signal that is sufficiently strong for writing a data value into the cell when it is healthy.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as se
Riedlinger Reid James
Weiss Donald R
Wuu John
Hewlett--Packard Company
Tran Andrew Q.
LandOfFree
Integrated weak write test mode (WWWTM) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated weak write test mode (WWWTM), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated weak write test mode (WWWTM) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2572928