Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor
Reexamination Certificate
2003-04-04
2004-07-20
Dinkins, Anthony (Department: 2831)
Electricity: electrical systems and devices
Electrostatic capacitors
Fixed capacitor
C361S329000
Reexamination Certificate
active
06765778
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor circuits, and more specifically, to semiconductor capacitor structures.
BACKGROUND OF THE INVENTION
Integrated circuits use a variety of known interconnect capacitor structures for their excellent linearity and high quality factor, Q. These capacitors are essential components in many analog, mixed signal and RF integrated circuits. Such capacitors typically use multiple metal layers to form a parallel plate or a parallel finger capacitor. The parallel plates or parallel fingers are arranged in an array structure and consume a significant amount of circuit area because of their relatively low capacitive density. These capacitors rely on or partially rely on vertical inter-layer capacitive coupling and therefore do not take full advantage of semiconductor lithography and IC process technology. As a consequence, these capacitors have relatively low capacitance density and thus consume a considerable amount of circuit area. For example, in a vertical direction, circuit cross talk imposes a severe limit to the minimum dielectric thickness which often stays unchanged for several technology generations. In a lateral direction, the plates and fingers are separated by a minimum space determined primarily from lithography and process capability. This minimum spacing is typically much smaller than the interlayer dielectric thickness, leading to a larger lateral capacitive coupling (or lateral flux) in modern IC process technologies. In addition, as IC pattern transfer technologies improve, uniformity control of dielectric thickness also becomes less precise than lateral pattern definition.
In the past, one form of capacitor structure used horizontal parallel metallic bars or fingers separated by a dielectric material. The capacitance of such structures consists of both lateral and vertical capacitive coupling. Since the vertical capacitive coupling does not scale as technology advances, the capacitive density is not optimized to present-day technology capability. To obtain more lateral capacitive coupling, alternative capacitor structures have been proposed including vertical stacks placed in orthogonal coordinates and fractal structures. These capacitors have either a relatively large terminal loss due to the necessity of having to terminate in different metal layers or suffer from corner rounding errors that reduce desired capacitance.
REFERENCES:
patent: 5208725 (1993-05-01), Akcasu
patent: 5978206 (1999-11-01), Nishimura et al.
patent: 6407907 (2002-06-01), Ahiko et al.
patent: 2002/0171997 (2002-11-01), Togashi et al.
Aparicio et al., “Capacity Limits and Matching Properties of Integrated Capacitors,”IEEE Journal of Solid State Circuits,Mar. 2002, vol. 37, No. 3, pp. 384-393.
Samavati et al., “Fractal Capacitors,”IEEE Journal of Solid State Circuits,Dec. 1998, vol. 33, No. 12, pp. 2035-2041.
Sowlati et al., “High Density Capacitance Structures in Submicron CMOS for Low Power RF Applications,”ISLPED'01, Aug. 6-7, 2001, Huntington Beach, California, USA, p. 243-246.
Demircan Ertugrul
Du Yang
Chiu Joanna G.
Dinkins Anthony
Freescale Semiconductor Inc.
King Robert L.
LandOfFree
Integrated vertical stack capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated vertical stack capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated vertical stack capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3216974