Integrated silicon pin diode electro-optic waveguide

Optical waveguides – Temporal optical modulation within an optical waveguide – Electro-optic

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

385 3, 385 40, 385 8, 385131, 385132, G02F 1035, G02B 610

Patent

active

057579865

DESCRIPTION:

BRIEF SUMMARY
TECHNICAL FIELD

This invention relates to electro-optic devices such as integrated silicon waveguides for use in optical circuits and the modulation of light within these circuits and also to a method of manufacturing such devices.


BACKGROUND ART

Integrated optical waveguide circuits, analogous to integrated electronic circuits, comprise optical waveguides formed on a substrate. Modulation of light propagating in these waveguides is achieved by actively altering the optical properties of the waveguide circuit media.
The application of integrated optics is most common in fiber optic communication, though many other applications exist. Common optical functions for which integrated optics is utilized include directional switching, phase modulation and intensity modulation.
Several active integrated optical systems have been based on silicon. The advantages of silicon integrated optical devices include the potential use of standard silicon integrated electronic circuit manufacturing technology and the integration of optical and electronic circuits on one silicon device. For the effective use of silicon integrated optics it is considered important to produce a low loss waveguide structure (i.e. less than 1 dB/cm) with electrically controllable modulation utilizing standard planar silicon electronic integrated circuit manufacturing technology. The prior art has so far failed to fully satisfy these combined requirements.
U.S. Pat. No. 4,746,183 and U.S. Pat. No. 4,787,691 describe a number of active waveguide devices utilizing a vertical doped junction in a silicon rib waveguide, i.e. a diode formed between an electrode on the upper surface of the rib and an electrode on the opposite side of the device. The devices may be constructed using a highly doped substrate, acting as a lower waveguide cladding but these will suffer from high optical losses due to the high free carrier absorption of the guided wave's evanescent field travelling in the substrate. An alternative structure uses a buried silicon dioxide cladding which has lower optical losses (providing the buried silicon dioxide layer is thick enough to fully confine the guided wave). However, this arrangement requires additional manufacturing steps in order to make a break in the buried insulator layer to provide an electrical contact to a low resistance substrate.
EP-A-0,433,552 describes an active silicon waveguide device constructed in a rib waveguide on silicon dioxide. In a first arrangement a vertical p
junction is formed in the rib with one electrical contact on the upper surface of the rib and another (in the form of a heavily doped n-region) formed on the upper surface of the silicon layer adjacent the rib. The current flow between these electrical contacts (which alters the charge carrier density in the waveguide) does not therefore extend across the whole of the cross-sectional area of the rib. This may be of little importance for devices of sub-micron dimensions (as described in this prior art) but with devices which are large enough to be compatible with fiber optics (which typically have a core section diameter of around 8 microns), this reduces the overlap between the charge carriers and the guided wave which reduces the effective refractive index change of the waveguide for a given current. This may mean that the device has to be operated in a current saturation mode, which reduces switching speed, in order to achieve a useful refractive index change in the waveguide.
In another arrangement described in EP-A-0433552, a lateral bipolar transistor is provided in a planar waveguide comprising a silicon layer over a layer of silicon dioxide on a silicon substrate. This arrangement leads to a waveguide structure with high optical losses due to the absorption of the guided waves evanescent field in the highly doped regions of the transistor. Also, such a structure can only be formed in a planar waveguide less than one micron thick as it is difficult to introduce dopants in evenly distributed concentrations for a depth greater than about 0.5 m

REFERENCES:
patent: 4787691 (1988-11-01), Lorenzo et al.
patent: 4857973 (1989-08-01), Yang et al.
patent: 4877299 (1989-10-01), Lorenzo et al.
patent: 4958898 (1990-09-01), Friedman et al.
patent: 4997246 (1991-03-01), May et al.
patent: 5107538 (1992-04-01), Benton et al.
patent: 5125065 (1992-06-01), Stoll et al.
patent: 5157748 (1992-10-01), Mueller et al.
patent: 5566257 (1996-10-01), Jaeger et al.
Giguere, Stephen R., et al., "Stimulation studies of silicon electro-optic waveguide devices", Journal of Applied Physics, vol. 68, No. 10, Nov. 5, 1990, pp. 4964-4970.
Friedman, Lionel, et al., "Silicon double-injection electro-optic modulator with junction gate control", Journal of Applied Physics, vol. 63, No. 6, Mar. 1988, 1831-1839.
Schmidtchen, J. et al., "Low Loss Singlemode Optical Waveguides With Large Cross-Section In Silicon-On-Insulator", Electronics Letters, vol. 27, No. 16, Aug. 1991, pp. 1486-1488.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated silicon pin diode electro-optic waveguide does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated silicon pin diode electro-optic waveguide, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated silicon pin diode electro-optic waveguide will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1973889

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.