Integrated semiconductor package

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 80, 357 68, 357 69, H01L 2312, H01L 2314, H01L 2348

Patent

active

049822675

ABSTRACT:
An integrated semiconductor package comprising a semiconductor body having a first surface and a plurality of pins, each pin having first and second ends. Also disclosed is an apparatus for connecting the first end of each pin to the first surface of the semiconductor body so that the semiconductor body provides the physical integrity to support the pins above and substantially perpendicular to the first surface. The apparatus of connecting the first end of each pin to the first surface comprises a plurality of metalization interconnects. A metalization interconnect is interspaced between the first end of each pin and the first surface of the semiconductor body. The pins are arranged in an array so that the second end of each pin can be removably inserted into a pin-grid socket.

REFERENCES:
patent: 3101523 (1963-08-01), Henneke
patent: 3374537 (1968-03-01), Doelp, Jr.
patent: 3651562 (1972-03-01), Hambleton
patent: 3909929 (1975-10-01), Debesis
patent: 4000508 (1976-12-01), Hager et al.
patent: 4074342 (1978-02-01), Honn et al.
patent: 4250520 (1981-02-01), Denlinger
patent: 4272140 (1981-06-01), Lychyk et al.
patent: 4441119 (1984-04-01), Link
"Stacked Wafers form Dense Machine", Electronics, May 31, 1983.
Lomerson, R., "Batch-Made Packages Hold Dense ICs, Save Space, Survive Tough Environments", Electronics, Apr. 21, 1983.
Lyman, Jerry, "Packaging VL", Electronics, Dec. 29, 1981.
"Copper Plus Invar Suits Chip-Carriers", Electronics, Jun. 16, 1981.
Kraynak, P., "Wafer-Chip Assembly for Large-Scale Integration", IEEE Transactions on Electron Devices, vol. ED-15, No. 9, Sep. 1968.
Miller, L. F., "Microelectronic Device Standoffs", IBM Technical Discl. Bulletin, vol. 8, No. 3, Aug. 1965.
Bodendorf, K. T., "Active Silicon Chip Carrier", IBM Tech. Discl. Bull., vol. 15, No. 2, (Jul. 1972).
Amaro, J. M., "Integrated Circuit Packaging Structure and Process", IBM Technical Disclosure Bulletin, vol. 18, No. 9, (Feb. 1976).
McConaghy, B. W., "Hybrid Circuit Package", IBM Tech. Disclosure Bulletin, vol. 9, No. 11, (Apr. 1967).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor package will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2000615

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.