Static information storage and retrieval – Read only systems – Resistive
Reexamination Certificate
2007-10-02
2007-10-02
Phan, Trong (Department: 2827)
Static information storage and retrieval
Read only systems
Resistive
C365S148000, C365S175000
Reexamination Certificate
active
11341902
ABSTRACT:
In integrated semiconductor memories whose stored information is represented by the magnitude of the ohmic resistance of layer stacks with a respective layer comprising a solid electrolyte, the problem arises that although the fact that the large threshold values (G1, G2) for the writing voltage and the erasure voltage differ from memory cell to memory cell means that the memory cells can be programmed individually, said memory cells cannot conventionally be erased individually, i.e., selectively in relation to the other memory cells. The reason for this is the large bandwidth of the threshold values (G1) for the erasure voltages, which ranges from a potential (Verasemin) to a potential (Verasemax). The invention proposes a semiconductor memory and a method for operating the latter, in which simultaneous biasing of all the bit lines and word lines and a specific choice of the electrical potentials allow a single memory cell to be erased selectively in relation to the other memory cells.
REFERENCES:
patent: 4127900 (1978-11-01), Raffel et al.
patent: 4242736 (1980-12-01), Raffel et al.
patent: 4384299 (1983-05-01), Raffel et al.
patent: 6635914 (2003-10-01), Kozicki et al.
patent: 6646912 (2003-11-01), Hurst et al.
patent: 6687149 (2004-02-01), Chernobrod et al.
patent: 6990012 (2006-01-01), Smith et al.
patent: 2003/0053350 (2003-03-01), Krieger et al.
patent: 27 48 222 (1978-05-01), None
patent: 103 50 168 (2005-06-01), None
patent: 1 137 012 (2001-09-01), None
patent: WO99/28914 (1999-06-01), None
Symanczyk, R., et al., “Electrical Characterization of Solid State Ionic Memory Elements,” NVMTS 2003, 7 pages.
Infineon - Technologies AG
Phan Trong
Slater & Matsil L.L.P.
LandOfFree
Integrated semiconductor memory with an arrangement of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor memory with an arrangement of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory with an arrangement of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3886724