Integrated semiconductor device

Details Integrated semiconductor device Integrated semiconductor device

1995-11-15

1996-10-08

Fears, Terrell W.

Static information storage and retrieval

Addressing

36523006, G11C 1300

Patent

active

055638406

ABSTRACT:
When a pad is connected to ground and a mode switching signal MHYP attains an L level, an integrated semiconductor device attains an FP mode. Following the transition of an internal column address strobe signal ZCASF and an internal write enable signal ZWEF to an L level, an NOR gate is opened to allow entry of internal data. When the pad is connected to a power supply potential and the mode selecting signal MHYP attains an H level, the integrated semiconductor device attains an EDO mode. The NOR gate is opened when the internal row address strobe signal ZRASF attains an L level, whereby the external data is entered. The writing operation in an EDO mode can be increased in speed.

REFERENCES:
patent: 5473576 (1995-12-01), Matsui

Affiliated with

Also associated with

Rating

Integrated semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62483