Integrated modulator and demodulator configuration

Details Integrated modulator and demodulator configuration Integrated modulator and demodulator configuration

2005-04-05

2005-04-05

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

C341S061000

Reexamination Certificate

active

06876319

ABSTRACT:
An integrated demodulator and decimator circuit including a selective digital sign inverter and a decimator. The sign inverter negates selected digital samples based on Weaver demodulation and outputs demodulated digital samples at a sample rate. The decimator is a symmetric half-band FIR filter, where the demodulated digital samples are sequentially shifted through filter taps at the sample rate. The decimator outputs real output values based on digital samples shifted into alternate taps and imaginary output values based on digital samples shifted into the center tap. An integrated modulator and interpolator circuit includes a symmetric half-band FIR filter interpolator and a digital sign inverter. The interpolator includes two polyphase filters and a multiplexer. A first polyphase filter filters real digital samples and a second filters imaginary digital samples. The multiplexer provides interpolated digital samples at four times the sample rate. The digital sign inverter negates selected digital samples according to Weaver modulation.

REFERENCES:
patent: 4726069 (1988-02-01), Stevenson
patent: 4902979 (1990-02-01), Puckette, IV
patent: 5274372 (1993-12-01), Luthra et al.
patent: 5482044 (1996-01-01), Lin et al.
patent: 5587939 (1996-12-01), Soleymani et al.
patent: 5640416 (1997-06-01), Chalmers
patent: 5694419 (1997-12-01), Lawrence et al.
patent: 5907585 (1999-05-01), Suzuki et al.
patent: 5926783 (1999-07-01), Goeckler
patent: 6067329 (2000-05-01), Kato et al.
patent: 6141372 (2000-10-01), Chalmers
patent: 6236847 (2001-05-01), Stikvoort
patent: WO 00 45503 (2000-08-01), None
patent: PCTUS03/0128068 (2003-07-01), None
Gurcan M K et al., “A Digital Single Sideband Modulator” 1988 IEEE International Symposium on Circuits and Systems. Proceedings (CAT. No. 88CH2458-8), Espoo, Finland, vol. 2, Jun. 7-9, 1988, pp. 1811-1814, XP010069264 New York, NY USA.
Pellon L E: “A Double Nyquist Digital Product Detector For Quadrature Sampling” IEEE Transactions on Signal Processing, IEEE, Inc. New York, US, vol. 40, No. 7, Jul. 1, 1992 pp. 1670-1680, XP000307658.
Lagedec R: “Digital Channel Translators Based on Quadrature Processing (SSB)” Mitteilungen Agen, Nov. 1975, Switzerland, No. 19, pp. 3-35, XP008028094; ISSN: 0378-1291.
PCT Notification of Transmittal of the International Search Report or the Declaration, dated Mar. 9, 2004, 5 pages.

Affiliated with

Also associated with

Rating

Integrated modulator and demodulator configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated modulator and demodulator configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated modulator and demodulator configuration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3407012