Integrated memory for storing egressing packet data, replay...

Details Integrated memory for storing egressing packet data, replay... Integrated memory for storing egressing packet data, replay...

2007-09-12

2010-12-14

Ahmed, Salman (Department: 2476)

Multiplex communications

Pathfinding or routing

Store and forward

C370S902000, C370S902000, C370S236000, C370S418000, C370S468000

Reexamination Certificate

active

07852867

ABSTRACT:
An integrated egress/replay memory structure is provided with split rate write and read ports and means for managing at least three types of data moving into, through and/or out of the integrated memory structure, namely: (1) currently egressing packet data; (2) replay data; and (3) to-be egressed data. Additionally, a shared free space (4) is managed between the storage areas of the (2) replay data and (3) the to-be egressed data. The to-be egressed data (PdBx) is allowed to enter into (to be written into) a front-end raceway portion of the integrated memory structure at a rate which can be substantially greater than that allowed for corresponding egressing packet data (PdUx). Thus, even when egressing packet data that is ahead in line is shifting out toward a slow rate egress port; this slowing factor does not slow the speed at which the to-be egressed data (PdBx) can be shifted into the front-end raceway portion. A shared free space memory area is maintained between the storage areas of the replay data (PdAx) and to-be-egressed data (PdBx). When a positive acknowledgement (ACK) is received from the destination of already-egressed data (of the After-Transmission Data, or PdAx), the corresponding replay storage area (the area storing the acknowledged PdAx data) can be reallocated for use as an empty part of the raceway portion.

REFERENCES:
patent: 5790522 (1998-08-01), Fichou et al.
patent: 5842224 (1998-11-01), Fenner
patent: 5987008 (1999-11-01), Simpson et al.
patent: 6499079 (2002-12-01), Gulick
patent: 6519225 (2003-02-01), Angle et al.
patent: 6570877 (2003-05-01), Kloth et al.
patent: 6654381 (2003-11-01), Dally et al.
patent: 6661788 (2003-12-01), Angle et al.
patent: 6738371 (2004-05-01), Ayres
patent: 6850490 (2005-02-01), Woo et al.
patent: 6888831 (2005-05-01), Hospodor et al.
patent: 6898182 (2005-05-01), Cloonan
patent: 6954424 (2005-10-01), Barrack et al.
patent: 7426185 (2008-09-01), Musacchio et al.
patent: 7480246 (2009-01-01), Agarwal et al.
patent: 7522624 (2009-04-01), Barri et al.
patent: 2002/0146037 (2002-10-01), Sugaya et al.
patent: 2003/0196025 (2003-10-01), Dahlen et al.
patent: 2004/0066673 (2004-04-01), Perego et al.
patent: 2005/0034049 (2005-02-01), Nemawarkar et al.
patent: 2006/0017497 (2006-01-01), Mo et al.
patent: 2006/0018170 (2006-01-01), Au et al.
patent: 2006/0018176 (2006-01-01), Au et al.
patent: 2006/0018177 (2006-01-01), Au et al.
patent: 2006/0020741 (2006-01-01), Au et al.
patent: 2006/0020742 (2006-01-01), Au et al.
patent: 2006/0020743 (2006-01-01), Au et al.
patent: 2006/0020761 (2006-01-01), Au et al.
patent: 2006/0109789 (2006-05-01), Skerritt
patent: 2008/0109570 (2008-05-01), Leonard et al.
patent: 2008/0126571 (2008-05-01), Leonard et al.

Affiliated with

Also associated with

Rating

Integrated memory for storing egressing packet data, replay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated memory for storing egressing packet data, replay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated memory for storing egressing packet data, replay... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4217007