Static information storage and retrieval – Addressing – Byte or page addressing
Patent
1984-05-01
1986-07-08
Fears, Terrell W.
Static information storage and retrieval
Addressing
Byte or page addressing
365189, Q11C 1140
Patent
active
045997101
ABSTRACT:
In a series-parallel-series memory circuit (3) which requires a write clock signal (at 19), a transfer clock signal (at 25) and a read clock signal (at 31), it is sufficient, because a clock signal processing circuit (23) is provided, to apply only two clock signals (to 33 and 35). Using a gate circuit (41), it is possible to obtain from one clock signal (applied to 35) additional information, which is provided by means of pulse duration variation, for adapting the time delay of the memory circuit (FIG. 1).
REFERENCES:
patent: 3763480 (1973-10-01), Welmer
Annegarn Marcellinus J. J. C.
Harwig Hendrik A.
Pelgrom Marcellinus J. M.
Raven Johannes G.
Slotboom Jan W.
Briody Thomas A.
Fears Terrell W.
Goodman Edward W.
Streeter William J.
U.S. Philips Corporation
LandOfFree
Integrated memory circuit of a series-parallel-series type does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated memory circuit of a series-parallel-series type, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated memory circuit of a series-parallel-series type will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1455410