Integrated memory circuit arrangement

Details Integrated memory circuit arrangement Integrated memory circuit arrangement

2005-11-17

2008-03-25

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S063000

Reexamination Certificate

active

07349251

ABSTRACT:
A memory circuit arrangement includes a switching element per column that can be used to connect or disconnect two bit lines for memory cells of a column. The switching element leads to a reduction of the chip area and/or to an improvement in the electronic properties of the memory circuit arrangement.

REFERENCES:
patent: 5280438 (1994-01-01), Kanemaru
patent: 5428621 (1995-06-01), Mehrotra et al.
patent: 5557124 (1996-09-01), Roy et al.
patent: 5559048 (1996-09-01), Inoue
patent: 5717636 (1998-02-01), Dallabora et al.
patent: 5789776 (1998-08-01), Lancaster et al.
patent: 5994744 (1999-11-01), Katayama et al.
patent: 6072720 (2000-06-01), Peng et al.
patent: 6188605 (2001-02-01), Nomura et al.
patent: 6243313 (2001-06-01), Sakamoto et al.
patent: 6307780 (2001-10-01), Tanaka et al.
patent: 6438030 (2002-08-01), Hu et al.
patent: 6480422 (2002-11-01), Wong
patent: 6567315 (2003-05-01), Takase et al.
patent: 2002/0114192 (2002-08-01), Takase et al.
patent: 2002/0114208 (2002-08-01), Yamano
patent: 2002/0141240 (2002-10-01), Satoh et al.
patent: 2004/0108512 (2004-06-01), Iwata et al.

Affiliated with

Also associated with

Rating

Integrated memory circuit arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated memory circuit arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated memory circuit arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3962070