Integrated logic circuit including impedance fault detection

Details Integrated logic circuit including impedance fault detection Integrated logic circuit including impedance fault detection

1992-11-06

1995-01-17

Voeltz, Emanuel T.

Excavating

371 225, 371 226, G11C 2900

Patent

active

053831942

ABSTRACT:
An integrated logic circuit according to the present invention includes a plurality of logic circuit elements, such as field effect transistors, for performing a combinational logic function, and at least one test controlled-impedance element for loading the logic circuit and causing a first digital output signal to be produced when the impedance of a logic circuit element under test is within a predetermined range and produce another digital output signal when the impedance of the logic circuit element under test is outside the predetermined range. The test controlled-impedance elements typically comprise field effect transistors and are sized in accordance with a series of constraints. The constraints are obtained by considering the operation of the circuit under various impedance fault conditions (high, low and intermediate) and deriving a series of size relationships between the impedance values of the logic circuit and test elements. The impedance faults capable of being detected include the conventional stuck-on (LIF) arid stuck-off (HIF) impedance faults and also intermediate impedance faults (IHIF, ILIF) caused by a too high or too low an impedance in a transistor's on- and off-state modes of operation, respectively.

REFERENCES:
patent: 4638246 (1987-01-01), Blank et al.
patent: 4739388 (1988-04-01), Packeiser et al.
patent: 4743841 (1988-05-01), Takeuchi
patent: 4752729 (1988-06-01), Jackson et al.
patent: 4789825 (1988-12-01), Carelli et al.
patent: 4965800 (1990-10-01), Farnbach
patent: 4970454 (1990-11-01), Stambaugh et al.
patent: 5019772 (1991-05-01), Dreibelbis et al.
patent: 5032786 (1991-07-01), Kimura
patent: 5146161 (1992-09-01), Kiser
Maly, Nag and Nigh, "Testing Oriented Analysis of CMOS Ics with Opens", Proceedings of the IEEE Internat'l. Conference on Computer-Aided Design, pp. 344-347, Nov. 1988.
Kundu and Reddy, "On the Design of Robust Testable CMOS Combinational Logic Circuits", IEEE, pp. 220-225, 1988.
Maly, "Realistic Fault Modeling for VLSI Testing," IEEE Design Automation Conference, pp. 173-180, 1987.
Liu and McCluskey, "Designing CMOS Circuits for Switch Level Testability", IEEE Transactions on Design & Test, pp. 42-49, 1987.
Reddy and Reddy, "Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits", IEEE Transactions on Computers, pp. 742-754, Aug., 1986.
Shen, Maly and Ferguson, "Inductive Fault Analysis of MOS Integrated Circuits", IEEE Transactions on Design & Test, pp. 13-26, Dec., 1985.
Jha and Abraham, "Design of Testable CMOS Logic Circuits Under Arbitrary Delays," IEEE Transactions on Computer-Aided Design, pp. 264-269, Jul., 1985.
Reddy, Reddy and Agrawal, "Transistor Level Test Generation for MOS Circuits", IEEE Proceedings of 22nd Design Automation Conference, pp.825-828, 1985.
Reddy, Reddy and Kuhl, "On Testable Design for CMOS Logic Circuits", Proceedings of the Internat'l. Test Conference, pp. 434-445, 1983.
Chiang and Vranesic, "On Fault Detection in CMOS Logic Networks", IEEE Proceedings of 20th Design Automation Conference, pp. 50-55, 1983.
Malaiya and Su, "A New Fault Model and Testing Technique for CMOS Devices", IEEE Proceedings of the Internat'l. Test Conference, pp. 25-34, 1982.
Wadsack, "Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits," The Bell System Technical Journal, pp. 1449-1473, May-Jun., 1978.
Rajsuman, Malaiya and Jayasumana, "CMOS-Stuck-Open Testability", IEEE Journal of Solid-State Circuits, pp. 193-194, Feb., 1989.

Affiliated with

Also associated with

Rating

Integrated logic circuit including impedance fault detection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated logic circuit including impedance fault detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated logic circuit including impedance fault detection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-752564